WO2002017490A3 - Synchronizing circuit for complementary signals - Google Patents

Synchronizing circuit for complementary signals

Info

Publication number
WO2002017490A3
WO2002017490A3 PCT/US2001/026420 US0126420W WO2002017490A3 WO 2002017490 A3 WO2002017490 A3 WO 2002017490A3 US 0126420 W US0126420 W US 0126420W WO 2002017490 A3 WO2002017490 A3 WO 2002017490A3
Authority
WO
Grant status
Application
Patent type
Prior art keywords
synchronizing
active elements
synchronizing circuit
complementary signals
input signal
Prior art date
Application number
PCT/US2001/026420
Other languages
French (fr)
Other versions
WO2002017490A2 (en )
Inventor
David E Fulkerson
Original Assignee
Honeywell Int Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/15Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs

Abstract

A synchronization circuit is disclosed that helps synchronize true and complement input signals over a wide range of environmental and process conditions. This is preferably accomplished by synchronizing the input signals with active elements, wherein the active elements slow down the leading input signal and/or speeding up the lagging input signal to produce a synchronized output signal. Two or more of these synchronizing circuites may be used to provide synchronized complementary output signals, if desired.
PCT/US2001/026420 2000-08-24 2001-08-23 Synchronizing circuit for complementary signals WO2002017490A3 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US64522600 true 2000-08-24 2000-08-24
US09/645,226 2000-08-24

Publications (2)

Publication Number Publication Date
WO2002017490A2 true WO2002017490A2 (en) 2002-02-28
WO2002017490A3 true true WO2002017490A3 (en) 2003-02-27

Family

ID=24588152

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/026420 WO2002017490A3 (en) 2000-08-24 2001-08-23 Synchronizing circuit for complementary signals

Country Status (1)

Country Link
WO (1) WO2002017490A3 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60123129A (en) * 1983-12-06 1985-07-01 Nec Corp Clock generating circuit
EP0310232A2 (en) * 1987-09-30 1989-04-05 Kabushiki Kaisha Toshiba Complementary signal output circuit
EP0675596A2 (en) * 1994-03-30 1995-10-04 Nec Corporation Clock driver circuit
JPH0851347A (en) * 1994-08-05 1996-02-20 Nippon Telegr & Teleph Corp <Ntt> Phase matching circuit
US5852378A (en) * 1997-02-11 1998-12-22 Micron Technology, Inc. Low-skew differential signal converter
EP0957582A1 (en) * 1998-05-13 1999-11-17 Siemens Aktiengesellschaft Circuit for generating complementary signals

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60123129A (en) * 1983-12-06 1985-07-01 Nec Corp Clock generating circuit
EP0310232A2 (en) * 1987-09-30 1989-04-05 Kabushiki Kaisha Toshiba Complementary signal output circuit
EP0675596A2 (en) * 1994-03-30 1995-10-04 Nec Corporation Clock driver circuit
JPH0851347A (en) * 1994-08-05 1996-02-20 Nippon Telegr & Teleph Corp <Ntt> Phase matching circuit
US5852378A (en) * 1997-02-11 1998-12-22 Micron Technology, Inc. Low-skew differential signal converter
EP0957582A1 (en) * 1998-05-13 1999-11-17 Siemens Aktiengesellschaft Circuit for generating complementary signals

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 009, no. 280 (E - 356) 8 November 1985 (1985-11-08) *
PATENT ABSTRACTS OF JAPAN vol. 1996, no. 06 28 June 1996 (1996-06-28) *

Also Published As

Publication number Publication date Type
WO2002017490A2 (en) 2002-02-28 application

Similar Documents

Publication Publication Date Title
US6788109B2 (en) Asynchronous data transfer between logic box with synchronization circuit
JPS63299529A (en) Repeating installation
JPS53122329A (en) Synchronous control system for scanned light beam
JPH02119467A (en) Field discrimination circuit
JPS5563166A (en) Continuous transmission system for picture information
JPS63232615A (en) Clock switching circuit
US20040246032A1 (en) Clock shaping device and electronic instrument using the same
JPS5435666A (en) Timing extraction system
JPH04124931A (en) Frame synchronizing system
JPS5357914A (en) Synchronous oscillator
JP2004147075A (en) Signal multiplexing circuit and optical communication system transmitter
JP2006060436A (en) Synchronous digital filter
JPS532060A (en) High harmonic generator
JPS52137319A (en) Electronic musical instrument
JPS55102958A (en) Self-synchronous data transmitter
DE3201684A1 (en) Circuit arrangement with timed delay elements
JPH04223691A (en) Video signal gain adjusting circuit
JPS5571390A (en) Clock stabilizing circuit
JPH042234A (en) Frame synchronizing system
JPS61208329A (en) Synchronous spread spectrum communication system
JPH04352535A (en) Loop transmission line control system
JPH04294413A (en) Time adjusting device for network system
CN205029645U (en) A high accuracy synchronization module for FPGA chip
JPH0226135A (en) Mobile radio equipment
JPH01170249A (en) Transmission/reception speed conversion system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase in:

Ref country code: JP