WO2002015572A1 - Generating a multi-window video signal - Google Patents

Generating a multi-window video signal Download PDF

Info

Publication number
WO2002015572A1
WO2002015572A1 PCT/EP2001/008858 EP0108858W WO0215572A1 WO 2002015572 A1 WO2002015572 A1 WO 2002015572A1 EP 0108858 W EP0108858 W EP 0108858W WO 0215572 A1 WO0215572 A1 WO 0215572A1
Authority
WO
WIPO (PCT)
Prior art keywords
picture signal
signal
picture
signals
circuit
Prior art date
Application number
PCT/EP2001/008858
Other languages
French (fr)
Inventor
Erik De Meersman
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to EP01971830A priority Critical patent/EP1312210A1/en
Priority to JP2002520556A priority patent/JP2004507174A/en
Priority to KR1020027004796A priority patent/KR20020040870A/en
Publication of WO2002015572A1 publication Critical patent/WO2002015572A1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/431—Generation of visual interfaces for content selection or interaction; Content or additional data rendering
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/431—Generation of visual interfaces for content selection or interaction; Content or additional data rendering
    • H04N21/4312—Generation of visual interfaces for content selection or interaction; Content or additional data rendering involving specific graphical features, e.g. screen layout, special fonts or colors, blinking icons, highlights or animations
    • H04N21/4316—Generation of visual interfaces for content selection or interaction; Content or additional data rendering involving specific graphical features, e.g. screen layout, special fonts or colors, blinking icons, highlights or animations for displaying supplemental content in a region of the screen, e.g. an advertisement in a separate window
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/64—Circuits for processing colour signals

Definitions

  • the invention relates to a circuit for generating a composite output picture signal such as a picture signal comprising a PIP (Picture-in-Picture) signal, or a DW (Double window) signal, on the basis of at least two input picture signals, the circuit comprising color decoding means for decoding the at least two input picture signals and composing means for generating the output picture signal on the basis of the decoded at least two input picture signals.
  • the invention also relates to a television apparatus provided with a circuit according to the invention. Furthermore, the invention relates to a video tape recorder provided with a circuit according to the invention.
  • Circuits for the generation of composite output picture signals are known and find their application for example in television apparatus and video tape recorders.
  • a disadvantage of these known circuits is that the color decoding means comprise a color decoder for each input picture signal. Since color decoders are relatively expensive elements this yields relatively high priced circuits.
  • the circuit according to the invention is characterized in that the color decoding means comprise a combining means for combining the at least two input picture signals into one combined picture signal and one color decoder for decoding the combined picture signal to obtain a single decoded picture signal, the composing means being arranged to generate the composite output picture signal on the basis of the single decoded combined picture signal.
  • the one color decoder performs all decoding operations to be performed in the circuit. While the invention may need more memory than prior art solutions, this is no problem as commercially available memory units often have sufficient capacity to store more than 10 fields.
  • the combining means may be cheaper than the color decoder.
  • An example of combining means is found in the following embodiment of a circuit according to the invention. This embodiment is characterized in that the combining means comprise a multiplexer for time-multiplexing the at least two input picture signals so as to obtain the one combined picture signal.
  • the multiplexer can comprise a buffer-memory.
  • the composing means comprise a de-multiplexer for the time de-multiplexing of the one decoded combined picture signal into at least two decoded picture signals for further processing to obtain the composite output picture signal. Subsequently the at least two decoded picture signals are processed separately in the composing means.
  • the composing means may further comprise a memory and a micro-processor for the further processing of the at least two decoded picture signals.
  • the input picture signals are CVBS-signals.
  • the abbreviation CVBS stands for Composite Video Baseband Signal.
  • the CVBS-protocol is especially used in relation to television apparatuses.
  • the input picture signals are YC-signals.
  • the YC-signals comprise luminance information Y and chrominance information C.
  • the YC-protocol is especially used in relation to video tape recorders.
  • An advantageous embodiment of the circuit of the invention is characterized in that the decoded combined picture signal is a YUV, HV-signal and that the composite output picture signal is a YUV, HV-signal.
  • Fig. 1 schematically shows a circuit that can be used in a television apparatus for generating a Picture-in-Picture signal (PIP-signal);
  • Fig. 2 schematically shows the composing means of the circuit of Fig. 1;
  • Fig. 3 schematically shows a depiction of a PIP-signal on a television screen.
  • Fig. 1 is a diagram schematically showing a circuit 2 which receives two input picture signals 4.1 and 4.2 and which generates a composite output picture signal 6.
  • the circuit 2 is in this example part of a television wherein the input picture signals 4.1 and 4.2 are digital signals which are received from tuners of the television apparatus wherein each input picture signal comprises a coded sequence of images.
  • the input picture signals 4.1 and 4.2 are in this example Composite Video Baseband Signals (CVBS-signals).
  • the composite output picture signal 6 is in this example a picture signal comprising a Picture-in-Picture (PIP) signal.
  • the composite output picture signal 6 is a Double Window signal in which the two input pictures are displayed side by side.
  • the composite output picture signal is displayed on a display device D having a display screen 34.
  • the circuit comprises a color decoding unit 8 for decoding the two input picture signals 4.1 and 4.2 and a composing unit 10 for generating the composite output picture signal 6 on the basis of the decoded combined picture signal 12.
  • the color decoding unit 8 comprises a combining unit 14 for combining the two input picture signals 4.1 and 4.2 into one combined picture signal 16.
  • the combining unit 14 comprises a multiplexer for time-multiplexing the input picture signals 4.1 and 4.2 into the one combined picture signal 16.
  • the multiplexer comprises a buffer-memory which is read out by the one color decoder 18. For the timing of the reading process of the color decoder 18 use is made of the timing signal 20 of the circuit 2.
  • the one combined picture signal 16 is actually a CVBS-signal which comprises the two input-picture signals 4.1 and 4.2, wherein the sequence of images of the two input picture signals are interleaved. This implicates that the data rate of 16 is higher than the data rate of each of 4.1 and 4.2. If the data rate of input picture signal 4.1 equals the data rate of input picture signal 4.2 then the data rate of the one combined picture signal 16 is a factor two higher than the data rate of the input picture signals and consequently the one color decoder 18 operates on a data rate which is a factor two higher than the data rate of the input picture signals 4.1 and 4.2.
  • the color decoder 18 decodes the one combined picture signal 16 which yields the one decoded combined picture signal 12.
  • the one decoded combined picture signal 12 is a so-called YUV,HV-signal which comprises data-packets containing luminance information (Y), color information UV, and horizontal and vertical synchronization information HV, respectively.
  • the data rate of the decoded combined picture signal 12 (on the level of the data-packets) equals in this example the data rate of the combined picture signal 16.
  • the composing unit 10 comprises a composing unit 22 and a memory 24.
  • Fig. 2 is a more detailed diagram of the composing unit 22.
  • the composing unit 22 comprises a de-multiplexer 26 for the time de-multiplexing of the decoded combined picture signal 12 and a PIP-unit 28 which is known per se.
  • the de-multiplexer 26 receives the one decoded combined picture signal 12 and performs a time de-multiplexing operation on this signal, which yields two decoded picture signals 30.1 and 30.2.
  • These two decoded picture signals 30.1 and 30.2 are the input of the PIP-unit 28.
  • the PIP-unit 28 comprises a micro-processor for the processing of the images of the two decoded picture signals 30.1 and 30.2 in a well known manner. This processing yields the composite output picture signal 6.
  • the micro-processor can store information into the memory 24 and read out stored information via the connection 32 for the processing of the two decoded picture signals 30.1 and 30.2.
  • the stored information can comprise processing results and/or intermediate processing results.
  • Fig. 3 schematically presents a screen 34 of a television on which the composed output picture signal 6 is depicted.
  • the screen depicts one of the input picture signals as a main picture 36 and the other input picture signal as a smaller picture 38 which is inserted on the main picture 36.
  • the circuit of the invention can generate a multiple- window output picture signal on the basis of input picture signals wherein the output picture signal is depicted on a screen of a television apparatus in such a way that the input picture signals are depicted in separate windows on the screen wherein the windows are non-overlapping.
  • the circuit according to the invention can equally be applied in a tape video recorder. In the latter case the input picture signals may be so-called YC-signals.
  • any reference signs placed between parentheses shall not be construed as limiting the claim.
  • the word “comprising” does not exclude the presence of elements or steps other than those listed in a claim.
  • the word "a” or “an” preceding an element does not exclude the presence of a plurality of such elements.
  • the invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Business, Economics & Management (AREA)
  • Marketing (AREA)
  • Studio Circuits (AREA)
  • Processing Of Color Television Signals (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

The invention relates to a circuit (2) for generating a composite output picture signal (6) such as a picture signal comprising a PIP (Picture-in-Picture) signal or a DW (Double window) signal on the basis of at least two input picture signals (4.1, 4.2), the circuit comprising a color decoding unit (8) for decoding the at least two input picture signals (4.1, 4.2), and a composing unit (10) for generating the composite output picture signal (6) on the basis of the decoded at least two input picture signals. According to the invention, the color decoding unit (8) comprise a combining unit (14) for combining the at least two input picture signals (4.1, 4.2) into one combined picture signal (16), and one color decoder (18) for decoding the combined picture signal (16) to obtain a single decoded picture signal (12), the composing unit (10) being arranged to generate the composite output picture signal (6) on the basis of the single decoded combined picture signal (12). The invention also relates to a television apparatus provided with a circuit (2) according to the invention, and a display device (D) for displaying the output composite picture signal (6). Furthermore, the invention relates to a video tape recorder provided with a circuit according to the invention.

Description

Generating a multi- window video signal
The invention relates to a circuit for generating a composite output picture signal such as a picture signal comprising a PIP (Picture-in-Picture) signal, or a DW (Double window) signal, on the basis of at least two input picture signals, the circuit comprising color decoding means for decoding the at least two input picture signals and composing means for generating the output picture signal on the basis of the decoded at least two input picture signals. The invention also relates to a television apparatus provided with a circuit according to the invention. Furthermore, the invention relates to a video tape recorder provided with a circuit according to the invention.
Circuits for the generation of composite output picture signals are known and find their application for example in television apparatus and video tape recorders. A disadvantage of these known circuits is that the color decoding means comprise a color decoder for each input picture signal. Since color decoders are relatively expensive elements this yields relatively high priced circuits.
It is an object of the invention to provide in a circuit for the generation of composite output picture signals, which may be substantially cheaper than known circuits. For this the circuit according to the invention is characterized in that the color decoding means comprise a combining means for combining the at least two input picture signals into one combined picture signal and one color decoder for decoding the combined picture signal to obtain a single decoded picture signal, the composing means being arranged to generate the composite output picture signal on the basis of the single decoded combined picture signal. In this way at least one expensive color decoder is saved with respect to known circuits. In the circuit according to the invention the one color decoder performs all decoding operations to be performed in the circuit. While the invention may need more memory than prior art solutions, this is no problem as commercially available memory units often have sufficient capacity to store more than 10 fields.
The combining means may be cheaper than the color decoder. An example of combining means is found in the following embodiment of a circuit according to the invention. This embodiment is characterized in that the combining means comprise a multiplexer for time-multiplexing the at least two input picture signals so as to obtain the one combined picture signal. The multiplexer can comprise a buffer-memory.
In a further embodiment of the circuit according to the invention the composing means comprise a de-multiplexer for the time de-multiplexing of the one decoded combined picture signal into at least two decoded picture signals for further processing to obtain the composite output picture signal. Subsequently the at least two decoded picture signals are processed separately in the composing means. The composing means may further comprise a memory and a micro-processor for the further processing of the at least two decoded picture signals.
In an advanced embodiment of the circuit according to the invention the input picture signals are CVBS-signals. The abbreviation CVBS stands for Composite Video Baseband Signal. The CVBS-protocol is especially used in relation to television apparatuses. In another advanced embodiment of the circuit according to the invention the input picture signals are YC-signals. The YC-signals comprise luminance information Y and chrominance information C. The YC-protocol is especially used in relation to video tape recorders.
An advantageous embodiment of the circuit of the invention is characterized in that the decoded combined picture signal is a YUV, HV-signal and that the composite output picture signal is a YUV, HV-signal.
The invention will now be elucidated with the accompanying drawings in which schematically certain embodiments of the invention are shown:
Fig. 1 schematically shows a circuit that can be used in a television apparatus for generating a Picture-in-Picture signal (PIP-signal); Fig. 2 schematically shows the composing means of the circuit of Fig. 1; and
Fig. 3 schematically shows a depiction of a PIP-signal on a television screen.
Fig. 1 is a diagram schematically showing a circuit 2 which receives two input picture signals 4.1 and 4.2 and which generates a composite output picture signal 6. The circuit 2 is in this example part of a television wherein the input picture signals 4.1 and 4.2 are digital signals which are received from tuners of the television apparatus wherein each input picture signal comprises a coded sequence of images. The input picture signals 4.1 and 4.2 are in this example Composite Video Baseband Signals (CVBS-signals). The composite output picture signal 6 is in this example a picture signal comprising a Picture-in-Picture (PIP) signal. Alternatively, the composite output picture signal 6 is a Double Window signal in which the two input pictures are displayed side by side. The composite output picture signal is displayed on a display device D having a display screen 34.
The circuit comprises a color decoding unit 8 for decoding the two input picture signals 4.1 and 4.2 and a composing unit 10 for generating the composite output picture signal 6 on the basis of the decoded combined picture signal 12.
The color decoding unit 8 comprises a combining unit 14 for combining the two input picture signals 4.1 and 4.2 into one combined picture signal 16. The combining unit 14 comprises a multiplexer for time-multiplexing the input picture signals 4.1 and 4.2 into the one combined picture signal 16. In this example the multiplexer comprises a buffer-memory which is read out by the one color decoder 18. For the timing of the reading process of the color decoder 18 use is made of the timing signal 20 of the circuit 2.
The one combined picture signal 16 is actually a CVBS-signal which comprises the two input-picture signals 4.1 and 4.2, wherein the sequence of images of the two input picture signals are interleaved. This implicates that the data rate of 16 is higher than the data rate of each of 4.1 and 4.2. If the data rate of input picture signal 4.1 equals the data rate of input picture signal 4.2 then the data rate of the one combined picture signal 16 is a factor two higher than the data rate of the input picture signals and consequently the one color decoder 18 operates on a data rate which is a factor two higher than the data rate of the input picture signals 4.1 and 4.2.
The color decoder 18 decodes the one combined picture signal 16 which yields the one decoded combined picture signal 12. The one decoded combined picture signal 12 is a so-called YUV,HV-signal which comprises data-packets containing luminance information (Y), color information UV, and horizontal and vertical synchronization information HV, respectively. The data rate of the decoded combined picture signal 12 (on the level of the data-packets) equals in this example the data rate of the combined picture signal 16.
The composing unit 10 comprises a composing unit 22 and a memory 24.
Fig. 2 is a more detailed diagram of the composing unit 22. The composing unit 22 comprises a de-multiplexer 26 for the time de-multiplexing of the decoded combined picture signal 12 and a PIP-unit 28 which is known per se. The de-multiplexer 26 receives the one decoded combined picture signal 12 and performs a time de-multiplexing operation on this signal, which yields two decoded picture signals 30.1 and 30.2. These two decoded picture signals 30.1 and 30.2 are the input of the PIP-unit 28. The PIP-unit 28 comprises a micro-processor for the processing of the images of the two decoded picture signals 30.1 and 30.2 in a well known manner. This processing yields the composite output picture signal 6. The micro-processor can store information into the memory 24 and read out stored information via the connection 32 for the processing of the two decoded picture signals 30.1 and 30.2. The stored information can comprise processing results and/or intermediate processing results.
Fig. 3 schematically presents a screen 34 of a television on which the composed output picture signal 6 is depicted. The screen depicts one of the input picture signals as a main picture 36 and the other input picture signal as a smaller picture 38 which is inserted on the main picture 36.
In accordance with the provisions of the patent statutes, the present invention has been described in what is considered to represent its preferred embodiments. However, it should be noted that the invention can be practiced otherwise than as specifically illustrated and described without departing from its scope as determined by the claims. For example, the circuit of the invention can generate a multiple- window output picture signal on the basis of input picture signals wherein the output picture signal is depicted on a screen of a television apparatus in such a way that the input picture signals are depicted in separate windows on the screen wherein the windows are non-overlapping. Furthermore the circuit according to the invention can equally be applied in a tape video recorder. In the latter case the input picture signals may be so-called YC-signals.
In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

Claims

CLAIMS:
1. A circuit (2) for generating a composite output picture signal (6) such as a picture signal (36) comprising a PIP (Picture-in-Picture) signal (38), or a DW (Double Window) signal, on the basis of at least two input picture signals (4.1, 4.2), the circuit comprising: color decoding means (8) for decoding the at least two input picture signals
(4.1, 4.2), the color decoding means (8) comprising combining means (14) for combining the at least two input picture signals into one combined picture signal (16); and one color decoder (18) for decoding the one combined picture signal (16) to obtain a single decoded combined picture signal (12); and composing means (10) for generating the composite output picture signal (6) on the basis of the single decoded combined picture signal (12).
2. A circuit according to claim 1, wherein the combining means (14) comprise a multiplexer for time-multiplexing the at least two input picture signals (4.1, 4.2) so as to obtain the one combined picture signal (16).
3. A circuit according to claim 2, wherein the multiplexer comprises a buffer- memory.
4. A circuit according to claim 1, wherein the composing means (10) comprise a de-multiplexer (26) for the time de-multiplexing of the decoded combined picture signal (12) into at least two decoded picture signals (30.1, 30.2) for further processing (28) to obtain the composite output picture signal (6).
5. A circuit according to claim 4, wherein the composing means (10) further comprise a memory (24) and a micro-processor (28) for the further processing of the at least two decoded picture signals (30.1, 30.2).
6. A television apparatus provided with a circuit (2) according to claim 1 , and a display device (D) for displaying the composite output picture signal (6).
7. A video tape recorder provided with a circuit according to claim 1.
PCT/EP2001/008858 2000-08-16 2001-08-01 Generating a multi-window video signal WO2002015572A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP01971830A EP1312210A1 (en) 2000-08-16 2001-08-01 Generating a multi-window video signal
JP2002520556A JP2004507174A (en) 2000-08-16 2001-08-01 Generating multi-window video signals
KR1020027004796A KR20020040870A (en) 2000-08-16 2001-08-01 Generating a multi-window video signal

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP00202873.6 2000-08-16
EP00202873 2000-08-16

Publications (1)

Publication Number Publication Date
WO2002015572A1 true WO2002015572A1 (en) 2002-02-21

Family

ID=8171924

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2001/008858 WO2002015572A1 (en) 2000-08-16 2001-08-01 Generating a multi-window video signal

Country Status (6)

Country Link
US (1) US20020047928A1 (en)
EP (1) EP1312210A1 (en)
JP (1) JP2004507174A (en)
KR (1) KR20020040870A (en)
CN (1) CN1196326C (en)
WO (1) WO2002015572A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106161987A (en) * 2015-03-24 2016-11-23 深圳市巨烽显示科技有限公司 A kind of many images Display on the same screen method and many images Display on the same screen system

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI244333B (en) * 2004-07-23 2005-11-21 Realtek Semiconductor Corp Video composing circuit and method thereof
US20080172693A1 (en) * 2007-01-16 2008-07-17 Microsoft Corporation Representing Television Programs Using Video Objects
US8719868B2 (en) 2008-03-05 2014-05-06 Hewlett-Packard Development Company, L.P. Presentation of combined video signals from multiple sources
US10362241B2 (en) * 2016-12-30 2019-07-23 Microsoft Technology Licensing, Llc Video stream delimiter for combined frame
CN108737746B (en) * 2018-05-04 2020-09-04 威创集团股份有限公司 Signal processing method, signal processing device, computer equipment and storage medium

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576769A (en) * 1992-11-30 1996-11-19 Thomson Consumer Electronics, Inc. Automatic synchronization switch for side-by-side displays
US5675692A (en) * 1995-03-23 1997-10-07 Lg Electronics Inc. Double picture generation apparatus for video cassette tape recorder
US5729300A (en) * 1995-06-07 1998-03-17 Samsung Electronics Co., Ltd. Double-screen simultaneous viewing circuit of a wide-television
EP0876063A2 (en) * 1997-04-30 1998-11-04 Sony Corporation Signal reproducing apparatus and methods
US5847771A (en) * 1996-08-14 1998-12-08 Bell Atlantic Network Services, Inc. Digital entertainment terminal providing multiple digital pictures
US5903315A (en) * 1996-04-18 1999-05-11 Kabushiki Kaisha Toshiba Double window display apparatus

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5614952A (en) * 1994-10-11 1997-03-25 Hitachi America, Ltd. Digital video decoder for decoding digital high definition and/or digital standard definition television signals
US6768774B1 (en) * 1998-11-09 2004-07-27 Broadcom Corporation Video and graphics system with video scaling
US6317164B1 (en) * 1999-01-28 2001-11-13 International Business Machines Corporation System for creating multiple scaled videos from encoded video sources
FI106421B (en) * 1999-03-11 2001-01-31 Nokia Multimedia Network Termi Method and arrangement for combining video images
US6784945B2 (en) * 1999-10-01 2004-08-31 Microtune (Texas), L.P. System and method for providing fast acquire time tuning of multiple signals to present multiple simultaneous images
US6493038B1 (en) * 2000-06-21 2002-12-10 Koninklijke Philips Electronics N.V. Multi-window pip television with the ability to watch two sources of video while scanning an electronic program guide

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576769A (en) * 1992-11-30 1996-11-19 Thomson Consumer Electronics, Inc. Automatic synchronization switch for side-by-side displays
US5675692A (en) * 1995-03-23 1997-10-07 Lg Electronics Inc. Double picture generation apparatus for video cassette tape recorder
US5729300A (en) * 1995-06-07 1998-03-17 Samsung Electronics Co., Ltd. Double-screen simultaneous viewing circuit of a wide-television
US5903315A (en) * 1996-04-18 1999-05-11 Kabushiki Kaisha Toshiba Double window display apparatus
US5847771A (en) * 1996-08-14 1998-12-08 Bell Atlantic Network Services, Inc. Digital entertainment terminal providing multiple digital pictures
EP0876063A2 (en) * 1997-04-30 1998-11-04 Sony Corporation Signal reproducing apparatus and methods

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106161987A (en) * 2015-03-24 2016-11-23 深圳市巨烽显示科技有限公司 A kind of many images Display on the same screen method and many images Display on the same screen system
CN106161987B (en) * 2015-03-24 2019-05-10 深圳市巨烽显示科技有限公司 A kind of more image Display on the same screen methods and more image Display on the same screen systems

Also Published As

Publication number Publication date
EP1312210A1 (en) 2003-05-21
KR20020040870A (en) 2002-05-30
CN1389065A (en) 2003-01-01
JP2004507174A (en) 2004-03-04
US20020047928A1 (en) 2002-04-25
CN1196326C (en) 2005-04-06

Similar Documents

Publication Publication Date Title
JP2655159B2 (en) Picture-in-picture video signal generation circuit
US6166777A (en) Picture-in-picture type video signal processing circuit and method of using the same for a multi-picture display circuit
EP0662272B1 (en) Television receiver
JP2756675B2 (en) Picture-in-picture video signal generation circuit
US20040046706A1 (en) Method and apparatus for high-definition multi-screen display
KR940020808A (en) Television Receiver
JP2893110B2 (en) Picture-in-picture video signal generation circuit
US7616264B1 (en) Cropped and scaled picture-in-picture system and method
US7042950B2 (en) Multichannel video processing unit and method
US20060187340A1 (en) Method and apparatus for displaying frame rate altered video on interlaced display device
US20020047928A1 (en) Generating a multi-window video signal
US5016103A (en) Spatial scan converter with vertical detail enhancement
US6144415A (en) Apparatus for sampling and displaying an auxiliary image with a main image to eliminate a spatial seam in the auxiliary image
JPH10136282A (en) Simultaneous display device for television video and personal computer video
US20060233518A1 (en) Method of scaling subpicture data and related apparatus
JP2589631B2 (en) Chrominance noise reduction device
JP3014935B2 (en) Interlaced scanning on-screen display circuit
US6766104B2 (en) Apparatus and method for playing back video
JPS61192185A (en) Two-screen television receiver
US8194100B2 (en) Electronic device
KR100378788B1 (en) Circuit for processing multiple standard two video signals
JPH11136592A (en) Image processor
JPH0282765A (en) Double screen display control circuit and video equipment provided with same
US20050190297A1 (en) Video signal processor and video display device
JP2000175116A (en) Television receiver

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWE Wipo information: entry into national phase

Ref document number: 2001971830

Country of ref document: EP

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2002 520556

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 018024092

Country of ref document: CN

Ref document number: 1020027004796

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1020027004796

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2001971830

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2001971830

Country of ref document: EP