WO2001097228A3 - Intra-row configurability of content addressable memory - Google Patents

Intra-row configurability of content addressable memory Download PDF

Info

Publication number
WO2001097228A3
WO2001097228A3 PCT/US2001/040954 US0140954W WO0197228A3 WO 2001097228 A3 WO2001097228 A3 WO 2001097228A3 US 0140954 W US0140954 W US 0140954W WO 0197228 A3 WO0197228 A3 WO 0197228A3
Authority
WO
WIPO (PCT)
Prior art keywords
row
row segments
configuration information
data
response
Prior art date
Application number
PCT/US2001/040954
Other languages
French (fr)
Other versions
WO2001097228A2 (en
Inventor
Jose Pio Pereira
Varadarajan Srinivasan
Original Assignee
Netlogic Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US09/594,201 priority Critical patent/US6799243B1/en
Priority to US09/594,206 priority patent/US6801981B1/en
Priority to US09/594,209 priority patent/US6813680B1/en
Priority to US09/594,420 priority patent/US6243281B1/en
Priority to US09/594,194 priority patent/US6751701B1/en
Priority to US09/594,206 priority
Priority to US09/594,202 priority patent/US6795892B1/en
Priority to US09/594,420 priority
Priority to US09/594,201 priority
Priority to US09/594,202 priority
Priority to US09/594,194 priority
Priority to US09/594,209 priority
Application filed by Netlogic Microsystems Inc filed Critical Netlogic Microsystems Inc
Publication of WO2001097228A2 publication Critical patent/WO2001097228A2/en
Publication of WO2001097228A3 publication Critical patent/WO2001097228A3/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C15/00Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C15/00Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores

Abstract

A CAM system having intra-row configurability. For one embodiment, the CAM system includes a CAM array having a number of rows of CAM cells each segmented into row segments. Each row segment includes a number of CAM cells coupled to a corresponding match line segment. Individual row segments or groups of row segments are uniquely addressable by address logic in response to configuration information that indicates a width and depth configuration of the CAM array. The configuration information may be stored in a configuration register. Data may be communicated with an addressed row segment or group of row segments using data access circuitry. Priority encoding circuitry may be included to generate the address of a row segment or group of row segments that stores data matching comparand data in response to the configuration information. Match flag logic may also be included to determine when comparand data matches data stored in one of the row segments or one of the groups of row segments in response to the configuration information. Additionally, multiple match flag logic may be included to determine when comparand data matches data stored in each of a plurality of row segments and to determine when comparand data matches data stored in each of a plurality of groups of row segments in response to the configuration information.
PCT/US2001/040954 2000-06-14 2001-06-12 Intra-row configurability of content addressable memory WO2001097228A2 (en)

Priority Applications (12)

Application Number Priority Date Filing Date Title
US09/594,206 US6801981B1 (en) 2000-06-14 2000-06-14 Intra-row configurability of content addressable memory
US09/594,209 US6813680B1 (en) 2000-06-14 2000-06-14 Method and apparatus for loading comparand data into a content addressable memory system
US09/594,420 US6243281B1 (en) 2000-06-14 2000-06-14 Method and apparatus for accessing a segment of CAM cells in an intra-row configurable CAM system
US09/594,194 US6751701B1 (en) 2000-06-14 2000-06-14 Method and apparatus for detecting a multiple match in an intra-row configurable CAM system
US09/594,206 2000-06-14
US09/594,202 US6795892B1 (en) 2000-06-14 2000-06-14 Method and apparatus for determining a match address in an intra-row configurable cam device
US09/594,420 2000-06-14
US09/594,201 2000-06-14
US09/594,202 2000-06-14
US09/594,194 2000-06-14
US09/594,209 2000-06-14
US09/594,201 US6799243B1 (en) 2000-06-14 2000-06-14 Method and apparatus for detecting a match in an intra-row configurable cam system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AU6708201A AU6708201A (en) 2000-06-14 2001-06-12 Intra-row configurability of content addressable memory

Publications (2)

Publication Number Publication Date
WO2001097228A2 WO2001097228A2 (en) 2001-12-20
WO2001097228A3 true WO2001097228A3 (en) 2002-06-27

Family

ID=27560166

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/040954 WO2001097228A2 (en) 2000-06-14 2001-06-12 Intra-row configurability of content addressable memory

Country Status (2)

Country Link
AU (1) AU6708201A (en)
WO (1) WO2001097228A2 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4159538A (en) * 1977-03-22 1979-06-26 Walter Motsch Associative memory system
US5444649A (en) * 1993-06-10 1995-08-22 Apple Computer, Inc. Associative memory system having configurable means for comparing fields in an array of stored data words with corresponding one or more fields in a supplied argument word
US5706224A (en) * 1996-10-10 1998-01-06 Quality Semiconductor, Inc. Content addressable memory and random access memory partition circuit
EP0858077A2 (en) * 1997-02-06 1998-08-12 Northern Telecom Limited Content addressable memory
WO1999023663A1 (en) * 1997-10-30 1999-05-14 Netlogic Microsystems, Inc. Synchronous content addressable memory with single cycle operation

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4159538A (en) * 1977-03-22 1979-06-26 Walter Motsch Associative memory system
US5444649A (en) * 1993-06-10 1995-08-22 Apple Computer, Inc. Associative memory system having configurable means for comparing fields in an array of stored data words with corresponding one or more fields in a supplied argument word
US5706224A (en) * 1996-10-10 1998-01-06 Quality Semiconductor, Inc. Content addressable memory and random access memory partition circuit
EP0858077A2 (en) * 1997-02-06 1998-08-12 Northern Telecom Limited Content addressable memory
WO1999023663A1 (en) * 1997-10-30 1999-05-14 Netlogic Microsystems, Inc. Synchronous content addressable memory with single cycle operation

Also Published As

Publication number Publication date
AU6708201A (en) 2001-12-24
WO2001097228A2 (en) 2001-12-20

Similar Documents

Publication Publication Date Title
US4959811A (en) Content addressable memory including comparison inhibit and shift register circuits
US5706224A (en) Content addressable memory and random access memory partition circuit
US20010049174A1 (en) Method and system for configuring integrated systems on a chip
JP3095064B2 (en) Content-addressable memory
US20020031021A1 (en) Semiconductor device with flexible redundancy system
TWI228652B (en) Memory system and memory card
US20020159285A1 (en) Data balancing scheme in solid state storage devices
US20030058671A1 (en) Content addressable memory (CAM) devices that can identify highest priority matches in non-sectored CAM arrays and methods of operating same
TW543200B (en) Nonvolatile semiconductor memory device
TW382709B (en) Semiconductor memory capable of converting bad blocks
TWI237894B (en) Non-volatile semiconductor memory and method of operating the same
TW578159B (en) Three-dimensional memory array and method for storing data bits and ECC bits therein
TW353166B (en) Synchronous semiconductor memory device
EP1610335A3 (en) Non-volatile memory and its sensing method
TW302480B (en) Hierarchical word line structure for semiconductor memory device
WO2003098633A3 (en) Content addressable memory (cam) with error checking and correction
EP0243859A2 (en) Two port random access memory with column redundancy
TW200414221A (en) Non-volatile memory and method with reduced bit line crosstalk errors
TW200830318A (en) Memory and method of operating a SRAM memory array
US7301832B2 (en) Compact column redundancy CAM architecture for concurrent read and write operations in multi-segment memory arrays
TW565844B (en) Content addressable magnetic random access memory
TW306005B (en) Decoding method of diode-type read only memory array
US6246601B1 (en) Method and apparatus for using an inter-row configurable content addressable memory
CA2359055A1 (en) System for data stream processing to determine and store random access points in an index
TW543303B (en) Buffer architecture for a turbo decoder

Legal Events

Date Code Title Description
AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase in:

Ref country code: JP