WO2001093568A1 - Line deflection circuit for a television receiver - Google Patents
Line deflection circuit for a television receiver Download PDFInfo
- Publication number
- WO2001093568A1 WO2001093568A1 PCT/EP2001/005849 EP0105849W WO0193568A1 WO 2001093568 A1 WO2001093568 A1 WO 2001093568A1 EP 0105849 W EP0105849 W EP 0105849W WO 0193568 A1 WO0193568 A1 WO 0193568A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- capacitor
- line
- line deflection
- correction
- deflection circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/27—Circuits special to multi-standard receivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
- H04N3/23—Distortion correction, e.g. for pincushion distortion correction, S-correction
- H04N3/233—Distortion correction, e.g. for pincushion distortion correction, S-correction using active elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/30—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical otherwise than with constant velocity or otherwise than in pattern formed by unidirectional, straight, substantially horizontal or vertical lines
Definitions
- the invention is based on a line deflection circuit for a television receiver in accordance with the preamble of claim 1.
- a circuit of this type is disclosed by WO 98/09429.
- a further required linearity correction in the context of the line deflection is the so-called east/west pincushion correction.
- the amplitude of the line deflection current is modulated in a manner dependent on the vertical position by a vertical-frequency parabolic correction voltage.
- a further geometry problem in the case of the abovementioned flat picture tubes consists in the so-called inner pincushion distortion, in the case of which the required S correction is not constant in the vertical direction over the screen.
- the inner pincushion distortion can be corrected by an S capacitor which is charged and discharged by a current modulated by the east/west correction.
- this circuit it is also known to effect the entire S correction with the inner pincushion correction in a manner dependent on the amplitude of the horizontal deflection and to omit the S capacitor, that is to say to replace it by a short circuit. In this case, a generally required changeover of the S capacitor in a manner dependent on the respective picture aspect ratio is no longer required.
- part of the S correction together with the inner pincushion correction can be effected by means of an "anti-S capacitor" located in a diode modulator for the east/west correction.
- an additional S capacitor for the complete S correction because the S correction produced by the pincushion correction is insufficient in the case of the abovementioned picture tube.
- this capacitor in order to effect slight S correction, this capacitor must have a high value because most of the required S correction is effected by the correction circuit for the inner pincushion correction in order to obtain the maximum inner pincushion correction.
- the invention is based on the object of providing a simple circuit for changing over the linearity for different picture aspect ratios, in the case of which the abovementioned disadvantages are avoided and, in particular, the inner pincushion equalization is not impaired.
- a frequency-dependent network tuned approximately to the line trace period, that is to say generally 52 ⁇ s, can be connected in parallel with the S capacitor by a switch which is actuated when the picture aspect ratio is changed over.
- the network can also be tuned to somewhat more than the line trace period.
- the network preferably comprises the series circuit comprising an inductance and a capacitance, a so-called L/C series resonant circuit. A sinusoidal current flows through this network, and the amplitude of this current can be set by the impedance of the network. Lower values for the capacitance and higher values for the inductance reduce this current.
- the method of operation of this solution is as follows: when the switch is open, that is to say when the network is disconnected, the voltage across the S capacitor has approximately a parabolic shape through integration of the sawtooth-waveform deflection current flowing through this capacitor. The customary S correction of the deflection current is then effected in order to avoid the stretching at the left-hand and right-hand edges of the picture.
- the switch is closed, the voltage across the S capacitor is changed by the network across the S capacitor in such a way that the said voltage assumes the shape of an inverted "bathtub", that is to say the inverted shape of the cross section in the centre of a customary bathtub.
- the invention affords the following advantages: for the reduction of the S correction, in particular for a picture aspect ratio with intentional stretching at both edges of the picture, it is no longer necessary for the S capacitor to be changed over. It is possible to achieve, for example, the representation of a picture having an aspect ratio of 4:3 on a screen having an aspect ratio of 16:9 with the greatest possible filling of the entire screen in the horizontal direction and with picture geometry that is to the greatest possible extent correct in the centre of the picture.
- the inner pincushion correction is not influenced during this linearity changeover.
- the changeover of the S correction is also particularly simple because the current flowing in the switch begins with a zero value. Consequently, rapid current transitions do not arise in the switch.
- the line deflection circuit preferably contains a so-called bridge modulator or diode modulator which, for the east/west pincushion equalization, modulates the amplitude of the line deflection current through a load changed at the vertical frequency.
- a bridge modulator contains, inter alia, a bridge coil which performs a function corresponding to the horizontal deflection coil in the modulator.
- an attenuation network lies across the S capacitor and the S capacitor whose effect is modulated by the pincushion equalization.
- Figure 1 shows a line deflection circuit with the circuit according to the invention
- Figure 2 shows the profile of the line deflection current and of the voltage across the S capacitor when the network is disconnected
- Figure 3 shows the line deflection current and the voltage across the S capacitor when the network is connected
- Figure 4 shows the line deflection current, the current through the network according to the invention, and the current through the S capacitor.
- Figure 1 shows a line deflection circuit for a television receiver.
- the illustration includes the line output stage transistor T, which is periodically turned on by the line-frequency voltage H, the primary winding LP of the line transformer, the said primary winding being connected to the operating voltage Ub, the line deflection coil LH, the S capacitor CS1, the upper flyback diode D1 , the lower flyback diode D2, the upper flyback capacitor CR1 and the lower flyback capacitor CR2.
- the illustration furthermore includes a so-called bridge modulator BM for the vertical-frequency modulation of the amplitude of the line deflection current by a vertical-frequency voltage.
- a vertical-frequency correction voltage Uew is fed via the integration capacitor Cew and the integration coil Lew as a parabolic modulation voltage to the bridge modulator BM and effects the vertical-frequency modulation of the amplitude of the line deflection current ia for the abovementioned east/west pincushion correction.
- the circuit described thus far is known.
- a network having the inductance L1 and the capacitance C1 is provided in parallel with the S capacitor CS1 , which network can be optionally connected or disconnected by the switch S.
- the network L1/C1 is tuned to the line trace period, generally 52 ⁇ s, or a somewhat higher value than the line trace period. When the switch S is open, the network L1/C1 is inactive. Integration of the line deflection current ia produces a parabolic voltage UC across the S capacitor CS1, which voltage effects the voltage - effective across the deflection coil LH - dynamically in the sense of the S correction, that is to say an S-shaped flattening of the line deflection current at the beginning and at the end of each line.
- the circuit then serves for a linear, undistorted representation of a picture on the screen.
- the switch S When the switch S is closed, the voltage UC across the S capacitor CS1 is changed in such a way that it no longer has a parabolic shape, but rather an essentially constant or bathtub-shaped profile.
- the dynamic change of the voltage across the deflection coil LH is then significantly reduced, with the result that the S correction or flattening of the line deflection current is reduced in a desirable manner.
- the switch S is actuated by a control pulse P.
- the control pulse P is generated by a detector (not illustrated in Figure 1) which identifies the aspect ratio of the received television signal in a manner known per se. Such a detector circuit is marketed for example by Sony under the designation CXD 2057. Furthermore, it is also possible for the control pulse P to be generated manually by the user directly on the television set or via a remote control.
- the switch S illustrated diagrammatically in Figure 1 can be realized by a mechanical switch, a relay, a transistor, a thyristor or another suitable electronic or electromechanical component. ⁇
- Figure 2 shows the profile of the line deflection current ia and of the parabolic voltage UC across the S capacitor CS1. It can be seen that the deflection current ia has the desired S-shaped profile with flattened portions deviating from the linear sawtooth waveform at the beginning and at the end of the line.
- Figure 3 shows the profile of the line deflection current ia and of the voltage UC across the S capacitor CS1 when the network L1/C1 is connected. Th ⁇ s, S correction is not effected during the time when the voltage UC is approximately constant.
- the deflection current ia is no longer flattened at the beginning and at the end of the line trace.
- the line is stretched, as is desirable for example for the representation of a picture having an aspect ratio of 4:3 on a screen having an aspect ratio of 16:9 with the entire screen width being filled, whilst accepting geometry distortion at the left- hand and right-hand edges of the picture.
- Figure 4 again shows the line deflection current ia, the current iC through the S capacitor CS1 and the current iL through the connected network for the case where the S correction is practically zero in the middle of the screen.
- Figure 1 additionally also shows the further capacitor CS2 in series with the bridge coil part LB1 , with which the oscillation frequency between CS1 and LB1 is increased, for example doubled, in the manner described.
- Figure 1 also shows the attenuation network having the resistor RD, the capacitor CD and the diode DD. This network lies across both S capacitors CS1 and CS3. The effect thereby achieved is that the attenuation current can drain to earth without flowing via the bridge coil parts LB1 or LB2. This advantageously suppresses an oscillation between the bridge coil and the S capacitor CS1.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Details Of Television Scanning (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001266006A AU2001266006A1 (en) | 2000-05-31 | 2001-05-22 | Line deflection circuit for a television receiver |
MXPA02011775A MXPA02011775A (en) | 2000-05-31 | 2001-05-22 | Line deflection circuit for a television receiver. |
US10/296,897 US7233118B2 (en) | 2000-05-31 | 2001-05-22 | Line deflection circuit for a television receiver |
JP2001588231A JP2003535513A (en) | 2000-05-31 | 2001-05-22 | Scan line deflection circuits for television receivers. |
EP01943425A EP1287682A1 (en) | 2000-05-31 | 2001-05-22 | Line deflection circuit for a television receiver |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10026987A DE10026987A1 (en) | 2000-05-31 | 2000-05-31 | Line deflection circuit for a television receiver |
DE10026987.7 | 2000-05-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001093568A1 true WO2001093568A1 (en) | 2001-12-06 |
Family
ID=7644234
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2001/005849 WO2001093568A1 (en) | 2000-05-31 | 2001-05-22 | Line deflection circuit for a television receiver |
Country Status (9)
Country | Link |
---|---|
US (1) | US7233118B2 (en) |
EP (1) | EP1287682A1 (en) |
JP (1) | JP2003535513A (en) |
KR (1) | KR20030011338A (en) |
CN (1) | CN1213598C (en) |
AU (1) | AU2001266006A1 (en) |
DE (1) | DE10026987A1 (en) |
MX (1) | MXPA02011775A (en) |
WO (1) | WO2001093568A1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4181874A (en) * | 1977-12-12 | 1980-01-01 | Rca Corporation | Television S-correction circuit with improved linearity |
EP0567301A2 (en) * | 1992-04-22 | 1993-10-27 | Victor Company Of Japan, Limited | Display device |
US5461431A (en) * | 1993-06-08 | 1995-10-24 | Pioneer Electronic Corporation | Display apparatus for television for displaying an image of different size on a whole display screen |
US5949201A (en) * | 1996-06-11 | 1999-09-07 | Sony Corporation | Horizontal linearity correcting circuit |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2603442B1 (en) * | 1986-09-02 | 1988-11-10 | Radiotechnique Ind & Comm | LINE SCANNING CIRCUIT WITH DYNAMIC CORRECTION OF S |
US4871951A (en) * | 1987-10-23 | 1989-10-03 | U.S. Philips Corporation | Picture display device including a line synchronizing circuit and a line deflection circuit |
-
2000
- 2000-05-31 DE DE10026987A patent/DE10026987A1/en not_active Withdrawn
-
2001
- 2001-05-22 KR KR1020027015665A patent/KR20030011338A/en active IP Right Grant
- 2001-05-22 WO PCT/EP2001/005849 patent/WO2001093568A1/en active Application Filing
- 2001-05-22 MX MXPA02011775A patent/MXPA02011775A/en active IP Right Grant
- 2001-05-22 US US10/296,897 patent/US7233118B2/en not_active Expired - Fee Related
- 2001-05-22 CN CNB018103634A patent/CN1213598C/en not_active Expired - Fee Related
- 2001-05-22 EP EP01943425A patent/EP1287682A1/en not_active Withdrawn
- 2001-05-22 AU AU2001266006A patent/AU2001266006A1/en not_active Abandoned
- 2001-05-22 JP JP2001588231A patent/JP2003535513A/en not_active Withdrawn
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4181874A (en) * | 1977-12-12 | 1980-01-01 | Rca Corporation | Television S-correction circuit with improved linearity |
EP0567301A2 (en) * | 1992-04-22 | 1993-10-27 | Victor Company Of Japan, Limited | Display device |
US5461431A (en) * | 1993-06-08 | 1995-10-24 | Pioneer Electronic Corporation | Display apparatus for television for displaying an image of different size on a whole display screen |
US5949201A (en) * | 1996-06-11 | 1999-09-07 | Sony Corporation | Horizontal linearity correcting circuit |
Also Published As
Publication number | Publication date |
---|---|
MXPA02011775A (en) | 2003-04-10 |
CN1432253A (en) | 2003-07-23 |
EP1287682A1 (en) | 2003-03-05 |
US20030184684A1 (en) | 2003-10-02 |
CN1213598C (en) | 2005-08-03 |
US7233118B2 (en) | 2007-06-19 |
KR20030011338A (en) | 2003-02-07 |
AU2001266006A1 (en) | 2001-12-11 |
JP2003535513A (en) | 2003-11-25 |
DE10026987A1 (en) | 2004-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0910207B1 (en) | Deflection waveform correction circuit | |
ES8106072A1 (en) | Side pincushion correction modulator circuit | |
US4645985A (en) | S-correction circuit for a video display | |
US5194784A (en) | Raster correction circuit | |
US4565949A (en) | Television raster distortion correction circuit | |
EP0539078B1 (en) | Deflection distortion correcting circuit for television set | |
US4634938A (en) | Linearity corrected deflection circuit | |
EP0183514B1 (en) | Dynamic focus circuit | |
US7233118B2 (en) | Line deflection circuit for a television receiver | |
US3914650A (en) | Television display apparatus provided with a circuit arrangement for generating a sawtooth current through a line deflection coil | |
KR100374053B1 (en) | Inner raster distortion correction circuit | |
US4607195A (en) | Picture display device comprising a power supply circuit and a line deflection circuit | |
US6586895B2 (en) | Raster distortion correction circuit | |
US4169988A (en) | Raster distortion correction circuit | |
JP3459834B2 (en) | Switchable vertical deflection system | |
US6614193B2 (en) | Deflection current modulation circuit | |
JPS59122083A (en) | Correcting circuit of pincushion distortion | |
EP0114430B1 (en) | Picture display device comprising a power supply circuit and a line deflection circuit | |
JPS596031Y2 (en) | horizontal deflection circuit | |
US5343100A (en) | Thyristor ignition circuit | |
JP2519733B2 (en) | Horizontal output circuit | |
CN101390378B (en) | Bias circuit and method for operating the same | |
JPH08163389A (en) | Horizontal pincushion distortion correction circuit | |
JPH05153422A (en) | Horizontal deflection circuit | |
EP1091569A3 (en) | Raster distortion correction circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AU BA BB BG BR CA CN CR CU CZ DM DZ EE GD GE HR HU ID IL IN IS JP KP KR LC LK LR LV MA MG MK MN MX NO NZ PL RO SG SI SK TT UA US UZ VN YU ZA |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2001943425 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027015665 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10296897 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: PA/a/2002/011775 Country of ref document: MX |
|
WWE | Wipo information: entry into national phase |
Ref document number: 018103634 Country of ref document: CN |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2001 588231 Kind code of ref document: A Format of ref document f/p: F |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027015665 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2001943425 Country of ref document: EP |