WO2001061572A3 - An efficient memory allocation scheme for data collection - Google Patents

An efficient memory allocation scheme for data collection Download PDF

Info

Publication number
WO2001061572A3
WO2001061572A3 PCT/US2001/005187 US0105187W WO0161572A3 WO 2001061572 A3 WO2001061572 A3 WO 2001061572A3 US 0105187 W US0105187 W US 0105187W WO 0161572 A3 WO0161572 A3 WO 0161572A3
Authority
WO
WIPO (PCT)
Prior art keywords
data collection
memory allocation
allocation scheme
memory
efficient memory
Prior art date
Application number
PCT/US2001/005187
Other languages
French (fr)
Other versions
WO2001061572A2 (en
Inventor
Joey Y Chen
Randall L Mote
Thuji Simon Lin
Anders Hebsgaard
Original Assignee
Broadcom Corp
Joey Y Chen
Randall L Mote
Thuji Simon Lin
Anders Hebsgaard
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp, Joey Y Chen, Randall L Mote, Thuji Simon Lin, Anders Hebsgaard filed Critical Broadcom Corp
Priority to EP01910905A priority Critical patent/EP1257939A2/en
Priority to AU2001238463A priority patent/AU2001238463A1/en
Publication of WO2001061572A2 publication Critical patent/WO2001061572A2/en
Publication of WO2001061572A3 publication Critical patent/WO2001061572A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G06F11/3485—Performance evaluation by tracing or monitoring for I/O devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G06F11/348—Circuit details, i.e. tracer hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Information Transfer Systems (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

A system and method that provides an integrated circuit which includes a small on-chip buffer to store collected data, thereby shifting the burden of storing the majority of the collected data to external system memory, which is typically comprised of commodity memory chips. Since this external system memory is already in use by other system functions, utilizing such unused regions of this external memory increases overall hardware efficiency, while achieving lower ASIC manufacturing cost.
PCT/US2001/005187 2000-02-18 2001-02-16 An efficient memory allocation scheme for data collection WO2001061572A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP01910905A EP1257939A2 (en) 2000-02-18 2001-02-16 An efficient memory allocation scheme for data collection
AU2001238463A AU2001238463A1 (en) 2000-02-18 2001-02-16 An efficient memory allocation scheme for data collection

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US18361500P 2000-02-18 2000-02-18
US60/183,615 2000-02-18

Publications (2)

Publication Number Publication Date
WO2001061572A2 WO2001061572A2 (en) 2001-08-23
WO2001061572A3 true WO2001061572A3 (en) 2002-03-14

Family

ID=22673580

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/005187 WO2001061572A2 (en) 2000-02-18 2001-02-16 An efficient memory allocation scheme for data collection

Country Status (4)

Country Link
US (2) US6836861B2 (en)
EP (1) EP1257939A2 (en)
AU (1) AU2001238463A1 (en)
WO (1) WO2001061572A2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7194731B1 (en) * 2003-11-14 2007-03-20 Sun Microsystems, Inc. Method and apparatus for speculative tracing
US20070200682A1 (en) 2005-05-06 2007-08-30 Colby Steven M RFID Device Including Multiple Active Modes
US9524458B2 (en) 2005-02-07 2016-12-20 Mynette Technologies, Inc. Switchable epassport including shielding
US9569777B2 (en) 2005-02-07 2017-02-14 Mynette Technologies, Inc. EPassport including shielding method
US8816826B2 (en) * 2005-05-06 2014-08-26 Steven M. Colby Passive radio frequency data logger
US7610532B2 (en) * 2006-11-01 2009-10-27 Avago Technologies General Ip (Singapore) Pte. Ltd. Serializer/de-serializer bus controller interface
JP4823165B2 (en) * 2007-08-07 2011-11-24 株式会社東芝 OFDM receiver
US8589890B2 (en) * 2008-06-03 2013-11-19 International Business Machines Corporation Mechanism for maintaining detailed trace information relevant to the current operation being processed
US20100042975A1 (en) * 2008-08-13 2010-02-18 Honeywell International Inc. Message logging for software applications

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0316609A2 (en) * 1987-11-20 1989-05-24 Kabushiki Kaisha Toshiba Integrated circuit with built-in trace data collecting circuit
US5560036A (en) * 1989-12-14 1996-09-24 Mitsubishi Denki Kabushiki Kaisha Data processing having incircuit emulation function
US5768152A (en) * 1996-08-28 1998-06-16 International Business Machines Corp. Performance monitoring through JTAG 1149.1 interface

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0316609A2 (en) * 1987-11-20 1989-05-24 Kabushiki Kaisha Toshiba Integrated circuit with built-in trace data collecting circuit
US5560036A (en) * 1989-12-14 1996-09-24 Mitsubishi Denki Kabushiki Kaisha Data processing having incircuit emulation function
US5768152A (en) * 1996-08-28 1998-06-16 International Business Machines Corp. Performance monitoring through JTAG 1149.1 interface

Also Published As

Publication number Publication date
WO2001061572A2 (en) 2001-08-23
US20010017799A1 (en) 2001-08-30
US7165193B2 (en) 2007-01-16
AU2001238463A1 (en) 2001-08-27
US6836861B2 (en) 2004-12-28
EP1257939A2 (en) 2002-11-20
US20050060504A1 (en) 2005-03-17

Similar Documents

Publication Publication Date Title
HK1022973A1 (en) Integrated circuit and smart card comprising such a circuit.
TW200504757A (en) Semiconductor integrated circuit
EP1473664A3 (en) Smart card device as mass storage device
WO2004075095A3 (en) A user interface for monitoring remote devices
WO2002028509A3 (en) Fluid separation conduit cartridge
EP1225589A3 (en) Semiconductor memory device having a plurality of low power consumption modes
DE602004009039D1 (en) SEMICONDUCTOR MEMORY CARD AND PROGRAM FOR YOUR CONTROL
WO2001061572A3 (en) An efficient memory allocation scheme for data collection
EP1380955A3 (en) System and method for tracking utilization data for an electronic device
KR890008682A (en) Integrated circuit with trace data acquisition circuit
CA2408481A1 (en) Autonomic reallocation of memory among buffer pools
WO2006130208A3 (en) Translation information retrieval
AU2002359532A1 (en) High capacity memory module with built-in performance enhancing features
CN101848135A (en) Management method and management device for statistical data of chip
SG131027A1 (en) Portable electronic device and ic card
EP1316888A3 (en) Memory card for an electronic device connectable to a remote data storage device
ATE406658T1 (en) SDRAM ADDRESS MAPPING OPTIMIZED FOR TWO-DIMENSIONAL ACCESS
WO2003102725A3 (en) Method for data storage in external and on-chip memory in a packet switch
DE60001383T2 (en) Storage magazine for chip cards
WO2005106700A3 (en) Set based data store
WO2004012196A3 (en) Semiconductor memory device and method for initializing the same
ITRM20030135A0 (en) HIGH DENSITY DATA STORAGE MODULE.
US7194021B2 (en) Digital matched filter
EP1271551A3 (en) Semiconductor memory device and information device
EP0878765A3 (en) Microcontroller utilizing internal and external memory

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2001910905

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2001910905

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: JP