WO2001058643A1 - Modified plating solution for plating and planarization and process utilizing same - Google Patents

Modified plating solution for plating and planarization and process utilizing same

Info

Publication number
WO2001058643A1
WO2001058643A1 PCT/US2000/031283 US0031283W WO2001058643A1 WO 2001058643 A1 WO2001058643 A1 WO 2001058643A1 US 0031283 W US0031283 W US 0031283W WO 2001058643 A1 WO2001058643 A1 WO 2001058643A1
Authority
WO
Grant status
Application
Patent type
Prior art keywords
plating
cu
surface
solution
polishing
Prior art date
Application number
PCT/US2000/031283
Other languages
French (fr)
Inventor
Cyprian Uzoh
Bulent Basol
Homayoun Talieh
Original Assignee
Nu Tool, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B37/00Lapping machines or devices; Accessories
    • B24B37/04Lapping machines or devices; Accessories designed for working plane surfaces
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D3/00Electroplating: Baths therefor
    • C25D3/02Electroplating: Baths therefor from solutions
    • C25D3/38Electroplating: Baths therefor from solutions of copper
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684Smoothing; Planarisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D7/00Electroplating characterised by the article coated
    • C25D7/12Semiconductors
    • C25D7/123Semiconductors coated first with a seed layer, e.g. for filling vias
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/32115Planarisation
    • H01L21/3212Planarisation by chemical mechanical polishing [CMP]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

A modified plating solution that can be used to electroplate a high quality conductive material that can be effectively polished and planarized includes (1) a solvent, (2) an ionic species of the conductive material to be deposited, (3) at least one additive to improve electrical and structural properties, and (4) a modifying agent.

Description

MODIFIED PLATING SOLUTION FOR PLATING AND PLANARIZATION

AND PROCESS UTILIZING SAME

This application claims the priority of provisional application serial no. 60/182,100, filed February 11, 2000, the entire disclosure of which is incorporated by reference herein.

Reference is hereby made to related application serial nos. 09/472,523, filed December 27, 1999, entitled WORK PIECE CARRIER HEAD FOR PLATING AND POLISHING, and 09/511,278, filed

February 23, 2000, entitled PAD DESIGNS AND STRUCTURES FOR A

VERSATILE MATERIALS PROCESSING APPARATUS.

BACKGROUND AND SUMMARY OF INVENTION Multi-level integrated circuit manufacturing requires many steps for metal and insulator film depositions followed by photoresist patterning and etching or other means of material removal. After photolithography and etching, the resulting wafer or substrate surface is non-planar and contains many features such as vias, lines, or channels. Often these features need to be filled with a specific material such as a metal, and then the wafer topographic surface needs to be planarized again, making it ready for the next level of processing.

Electrodeposition is a widely accepted technique for the deposition of a highly conductive material such as copper (Cu) into the features on the semiconductor wafer surface. Chemical mechanical polishing (CMP) is then employed to planarize the resulting surface.

In Figure la, the large feature 1 and the small feature

Is are opened in the insulator layer 2, which is grown on a wafer. To fill these features with Cu, a barrier or adhesive layer 3 is first deposited over the whole wafer surface. Then a conductive Cu seed layer 4 is deposited over the barrier layer 3. Cu is electrodeposited over the whole surface by (1) making an electrical contact to the barrier layer 3 and/or the Cu seed layer 4; (2) placing the wafer in a standard Cu plating electrolyte; (3) placing an anode in the electrolyte; and (4) applying a negative voltage to the Cu seed layer with respect to the anode .

Figure lb shows the wafer after a short period of time which is adequate to deposit a Cu layer 5 with the thickness 5a. As shown in Figure lb, the Cu layer of nominal thickness 5a is adequate to fill in the small feature Is since there is Cu film growth even on the conductive vertical walls of this feature. The large feature 1, however, is still not filled with Cu. To fill the large feature 1, Cu plating needs to proceed further, eventually yielding the structure depicted in Figure lc.

As can be seen in Figure lc, in this conventional approach, the electrodeposited Cu layer 5 forms a very large metal overburden 6 on the top surface of the insulator 2 and over the small feature Is. The overburden 6a over the large feature 1 is very small. The surface of the structure in Figure lc is non-planar, and therefore needs to be polished and planarized. The overburden and portions of the barrier layer 3 are customarily removed by CMP, yielding the structure in Figure Id, which has electrically isolated Cu-filled features. Removal of the large and non-uniform metal overburden of Figure lc from the wafer surface is time consuming and expensive and is a major source of dishing defects 6b in large features.

It would be highly desirable if the plating process could yield a Cu film which was planar and had a uniform overburden as depicted in Figure le. CMP of such a substrate would be much faster and more economical and defects would be minimized. If the plating process could yield Cu-filled features with no overburden as depicted in Figure If, then there would not be the need for CMP of the Cu layer. Only the portions of the barrier layer 3 on the top surface of the insulator 2 would have to be removed.

Electrodeposition is commonly performed in specially formulated plating solutions or electrolytes containing ionic species of Cu as well as additives that control the texture, morphology, and the plating behavior of the Cu layer. A proper electrical contact is made to the seed layer on the wafer surface, typically along its circumference, and the wafer surface is dipped in the plating solution. A consumable Cu anode or an inert anode plate is also placed in the electrolyte. Deposition of Cu on the wafer surface can then be initiated when a cathodic potential is applied to the wafer surface with respect to the anode (i.e., when a negative voltage is applied to the wafer surface with respect to the anode plate) .

There are many Cu plating solution formulations, some of which are commercially available. One such formulation uses Cu-sulfate (CuS04) as the copper source. James Kelly et al . , J. Electrochemical Society, vol.146, p. 2540-45 (1999) . A typical Cu-sulfate plating solution contains water; Cu-sulfate; sulfuric acid (H2S04) ; a small amount of chloride ions; and a carrier, such as polyethylene glycols and/or polypropylene glycols. Some other chemicals are then added to this solution in small amounts to achieve certain properties of the Cu deposit. These additives can be classified under general categories such as levelers, brighteners, grain refiners, wetting agents, stress-reducing agents, and the like.

Commonly used levelers and brighteners are generally sulfur-containing compounds, such as derivatives of thiourea. Other levelers and brighteners are sulfonic acid derivatives, such as mercaptobenzene sulfonate. Other brighteners include 2, 4-imidazolidine-diol, thiohydantoin, polyethers, polysulfides, and various dyes. There is a large volume of literature on the additives for Cu-plating solutions and their influence on the electroplated deposits. For example, U.S. Patent No. 4,430,173 discloses an additive composition comprising the sodium salt of ω-sulfo-n-propyl N,N- diethyldithiocarbamate and crystal violet, which shows excellent stability. U.S. Patent No. 4,948,474 discloses a brightener additive for a Cu plating solution. U.S. Patent No. 4,975,159 discloses lists of alkoxylated lactams and sulfur- containing compounds which were found to be effective additives. U.S. Patent No. 3,328,273 describes Cu plating baths containing organic sulfide compounds.

Although a large volume of literature exists on the subject of additives to Cu plating solutions, many of the additive formulations are kept as trade secrets by plating solution suppliers. Some examples of Cu plating additive solutions provided commercially are: (1) CUBATH M® system, marketed by Enthone-OMI; (2) COPPER GLEAM® system, marketed by LeaRonal; and (3) ULTRAFILL® Addition agent and Suppressor, marketed by Shipley. Commercially available Cu plating solutions with additives typically yield bright and soft Cu deposits that have low stress. Copper layers deposited out of these solutions cannot be polished and planarized with the same solution, simply because the plating solutions are formulated only for plating, not for polishing or planarization.

Copper layers are traditionally polished and planarized by CMP in a machine specifically designed for polishing. In this method, the plated wafer is loaded onto a carrier head.

The wafer surface covered with the non-planar Cu deposit

(Figure lc) is brought into contact with a polishing pad and a polishing slurry. The polishing slurry contains oxidizing chemicals and micron or sub-micron size abrasive particles. When the pad and the wafer surfaces are pressed together and moved with respect to each other, polishing by the abrasive particles is initiated and the metal overburden is removed from the surface. A different CMP slurry is used to remove the barrier layer from the top surface of the insulator. The desired planar surface with electrically isolated Cu-filled features shown in Figure Id is eventually obtained.

The chemistry of the polishing slurry and the type of the abrasive particles used in a given CMP process are selected according to the chemical nature of the material to be removed. Therefore, the compositions of the polishing slurries for copper, tungsten, tantalum, tantalum nitride, silicon dioxide, and like materials that are used in integrated circuit (IC) manufacturing may all be different. For example, U.S. Patents Nos. 4,954,142; 5,084,071; 5,354,490; 5,770,095; 5,773,364; 5,840,629; 5,858,813; 5,897,375; 5,922,091; and 5, 954, 997, all disclose various CMP slurry compositions for effective polishing of Cu. Slurries typically contain a solvent and a selection of abrasive particles, such as silica or alumina particles, which are suspended in the solvent. Furthermore, complexing agents such as NH3 and/or oxidizing agents such as N03 ~ and Fe (CN) 6 3- are also included in the formulations to increase the dissolution rate of the abraded material and thus increase the Cu removal rate.

A typical CMP slurry has a high pH so that a passivating surface layer can be formed and sustained on Cu surfaces in the features where the pad cannot make high pressure contact. The surface layer over the Cu film protects Cu in such areas from chemical attack by the solution. High regions of the Cu layer making high pressure physical contact with the pad get polished because the abrasive particles can remove the passivating surface layer. The abraded material is then carried away from the wafer surface and dissolved by the slurry.

As discussed in J. Steigerwald et al . , CMP of Microelectronic Materials, sections 7.2.1. and 7.2.2., John Wiley & Sons Inc. (1997), Cu is not expected to form a protective surface film in acidic solutions with low pH. Therefore, if an acidic slurry is employed for CMP, Cu in all regions, including in the recessed features, would dissolve into the acidic slurry and planarization as depicted in Figure le would not be possible. In CMP of Mi croelectronic Ma terials, it is suggested that when using an acidic CMP slurry, a non- native, film-forming agent such as benzotriazole (BTA) may be added to the slurry composition to avoid chemical etching of the deposit in the recessed areas. However, the data in CMP of Microel ectronic Materials also demonstrates that BTA may reduce the polishing rate.

According to CMP of Microelectronic Materials, during CMP, a protective layer such as an oxide layer first forms on the Cu surface due to the chemical composition and the pH of the slurry. The surface film is then efficiently removed by the mechanical action of the abrasive particles. Removed material is moved away from the vicinity of the wafer surface to avoid re-deposition. This process continues until all the metal on high surfaces making contact with the pad is removed. CMP slurries that are commercially available are all designed for polishing and planarization only. There is no CMP slurry formulation that allows plating of materials.

Thus, the chemical compositions of metal plating solutions and metal polishing and planarization slurries are very different. Polishing cannot be realized in prior art metal plating solutions, and plating cannot be achieved with standard CMP slurries. This is not customarily a problem since metal plating and CMP processes are carried out in different machines at different times, and the plating solutions and CMP slurries used in these machines are only expected to achieve their respective single functions, namely, deposition and polishing. However, this conventional approach is time consuming and it raises the manufacturing cost for integrated circuits.

It is an object of the present invention to provide a metal deposition solution that allows for polishing and planarizing the plated metal layer using the same solution. Metal layers deposited and planarized using such a solution would yield desirable flat surfaces as shown in Figure le in a short period of time and would even achieve the structure depicted in Figure If using a single machine. The idea of simultaneous plating and polishing or plating/polishing of a conducting material on a workpiece or wafer surface was disclosed in co-pending U.S. Patent Application Serial No. 09/201,929, filed on December 1, 1998, the entirety of which is incorporated herein by reference.

U.S. Patent No. 6,004,880 discloses a modified CMP apparatus and technique to achieve simultaneous plating and polishing on a semiconductor wafer. However, compositions of solutions that can be successfully employed in such processes have not been fully disclosed. U.S. Patent No. 6,004,880 discloses a modified CMP apparatus and a simultaneous plating/polishing technique that would be achieved by modifying a CMP slurry. In other words, the approach is modifying a CMP process to also do plating. Therefore, an electrolyte composition that might contain Cu-sulfate was proposed to be mixed into a CMP slurry. Such an approach of mixing plating electrolytes into polishing slurries has several drawbacks.

Electronic applications of electroplated metals, such as electroplated Cu, require not only planar surfaces, but also excellent electrical and mechanical properties. Copper films used in such applications should have low resistivity values close to the bulk resistivity of Cu, which is about 1.6xl0~6 ohm-cm. Films should also have good electromigration properties; should adhere well to their substrates; and should have large grains. Although planarization is important in the overall process, a highly planar Cu layer with high resistivity would not be usable in many integrated circuit applications where high performance is desired, because the limiting speed at which the circuit can be run is a strong function of the resistivity of the' metal used in its structure. Copper is typically plated out of acidic electrolytes because layers obtained from these electrolytes have low resistivity and other desirable characteristics. Plating Cu out of a solution with large amounts of undesirable impurities typically deteriorate the properties of the deposited films. Therefore, the quality of Cu layers obtained from slurry/electrolyte mixtures would in all probability be poor.

Mixing plating solutions into CMP slurries to modify the slurries for plating would be also problematic for other reasons. The chemistry of plating solutions and polishing slurries are highly incompatible. The Cu-sulfate plating solutions that are commonly used for Cu plating are highly acidic solutions with pH values well below 0.5, typically below 0.1. High pH values deteriorate the plated film properties, typically giving rise to rough and/or burned deposits, especially at high plating current densities that are necessary for fast processing. This deterioration is because limiting current density values decrease as the pH of the solution goes up. In contrast, CMP slurries that are commonly used have pH values well above 2, typically above 4.0. For example, CMP slurries CPS-01 and CPS-03 sold by 3M® corporation have pH values of around 7. HASTILITE® marketed by Rhodes has a pH of 7.25. MICROPLANAR CMP 9000® by EKC Technology Inc. has a pH value of 8.83. As discussed in CMP of Microelectronic Material s, high pH is desirable in CMP slurries because it allows the formation of a protective surface layer on Cu. In acidic electrolytes with low pH values, surface layers such as Cu-oxides cannot be stable. It is therefore expected that mixing low pH plating solutions with high pH polishing slurries would have detrimental effects on both plating and polishing processes .

Slurries are formulated to keep their abrasive particles dispersed or in suspension. According to the basic theory of dispersions, dispersion characteristics of small particles in a solution such as a CMP slurry is a strong function of the pH of the solution. Changing the pH of a perfect dispersion may totally destroy that dispersion and cause the particles to agglomerate and precipitate out. Plating is also sensitive to pH changes and is affected by the electrolyte composition. Even parts per million (ppm) levels of impurities/additives in plating solutions have profound effects on the properties of the plated materials. Electronic applications of conductive materials such as Cu require deposition of good quality films with low resistivity and large grain. Chemicals in the polishing slurry would affect the quality of the plating solution and therefore the quality of the Cu layer that might be plated with an electrolyte/slurry mixture.

U.S. Patent No. 6,004,880 discloses the idea of adding a plating solution to modify a polishing slurry for the simultaneous plating/polishing of Cu on a wafer with surface feature widths of preferably 1 micron or less. In many circuit designs, however, there are surface features with widely varying widths. The small feature in Figure la, for example, may have a width of only 0.1-0.5 microns, whereas the width of the large feature may be 10-100 microns. The depth of the features may be in the range of 1-5 microns. A slurry/electrolyte mixture could be introduced onto a wafer surface with only submicron size features, if the particle size in the slurry is selected such that the particles are larger than the feature size. This way, the large particles cannot get into the wells or channels defined by the small features. However, if there are both large and small features on the wafer, then use of such a slurry would result in lodging of some of the abrasive particles into the large vias and channels. The lodged particles would then interfere with Cu plating into the features; increase resistivity; destroy microstructure and device performance; and drastically reduce the process yield.

Even if the plating solution and the CMP slurry could be mixed and used for plating and polishing, their recycling would be uneconomical. Once used, these solutions would have to be discarded and the cost of processing would be high.

The present invention solves these problems by modifying a plating solution for plating and planarization, rather than modifying a polishing slurry for polishing and plating as disclosed in the prior art.

BRIEF DESCRIPTION OF THE DRAWINGS

Figures la through Id show an example of a prior art procedure for filling wafer surface features with electrodeposited Cu, and then polishing the wafer to obtain a structure with a planar surface and electrically isolated Cu plugs or wires;

Figure le shows a metal deposit with uniform metal overburden across the surface of the substrate according to the present invention; Figure If shows plating just in the holes according to the present invention; and

Figure 2 schematically shows a plating/polishing apparatus that can be used according to the present invention.

DETAILED DESCRIPTION OF THE DRAWINGS

The present invention modifies a plating solution for plating and planarization due to the following factors.

The quality of the deposited metal layer is of prime importance. In any process, one has to first assure this quality. Therefore, instead of taking a polishing solution and adapting it for plating, we took the route of taking a well- formulated plating solution and modifying it by adding a modifying agent to achieve in-si tu planarization of the plated metal. The conditions to be satisfied by the modifying agent are: (1) addition of the modifying agents into the plating solution should not affect the grain size and resistivity of the plated layer in a detrimental way; (2) the modified plating solution containing modifying agents should yield a plated layer that can be efficiently polished and planarized; and (3) a user should be able to easily monitor the amount of the modifying agents in the solution and re-furbish and recycle the used solution in a closed loop system.

The present invention discloses plating solution compositions that are modified to allow the deposition of a high quality Cu layer, and at the same time allow either simultaneous or sequential polishing and planarization of the deposited layer. In this approach, commercially available, highly acidic Cu plating solutions are modified by the addition of oxidizers which do not appreciably affect the pH of the solution or the quality of the plated Cu layer. No slurry or particles are included in the formulation. Polishing and planarization is achieved using a fixed abrasive pad.

A version of a plating/polishing apparatus that can be used to practice the present invention is schematically shown in Fig. 2. The carrier head 10 holds the wafer 16 and at the same time provides an electrical contact 7 to the seed layer on the wafer surface. The head can be rotated around a first axes 10b. It can also be moved in x, y, and z directions. A fixed abrasive polishing pad 8 is placed on an anode assembly 9 across from the wafer surface. Modified plating solution 9a of the present is supplied to the wafer surface, preferably through the openings in the anode assembly and the pad as shown by the arrows in the figure. The solution then flows over the edges of the pad into the chamber 9c to be re-circulated after cleaning/filtering/refurbishing. An electrical contact 9d is provided to the anode assembly 9. The anode assembly 9 can also be rotated around the axes 10c. The gap between the wafer surface and the pad is adjustable by moving the carrier head and/or the anode assembly in the z direction. When the wafer surface and the pad are touching, the pressure that is exerted on the two surfaces can also be adjusted.

For plating, a potential is applied between the electrical contact 7 to the wafer 16 and the electrical contact 9d to the anode assembly 9, making the wafer surface more negative than the anode assembly. Under applied potential, a high quality layer of metal plates out of the modified plating solution onto the wafer surface. By adjusting the gap between the pad and the wafer surface and/or by adjusting the pressure with which the pad and the wafer surface touch each other, one can achieve just plating, or plating and polishing. For example, if there is a gap between the wafer surface and the pad, plating is expected to take place over the whole wafer surface as illustrated in Figure lc. In this case, a metal film is obtained that can be polished in a CMP process in a separate CMP machine. It should be noted that Cu layers plated out of the modified plating solutions of the present invention were found to be polished more efficiently compared to Cu layers obtained from standard plating solutions and therefore are advantageous .

If the pad and the wafer surface in Figure 2 were touching at low pressures, then plating can freely take place in the holes in the substrate where there is no physical contact between the wafer surface and the abrasive pad, but the plating rate will be reduced on the top surfaces where there is physical contact between the pad and the surface. The result is a metal deposit with uniform metal overburden across the surface of the substrate as shown in Figure le. This is in contrast to the conventional deposition method of Figure lc where there is significant variation in metal overburden across the substrate. If the pressure with which the substrate and the pad surfaces touch each other is further increased, it is possible to obtain plating just in the holes as shown in Figure If. In this case, the increased polishing action on the high points of the substrate surface does not allow accumulation of metal layer on these regions.

It should be understood that the modified plating solution of the present invention may be used in apparatus with various other designs, including designs for just plating and designs for plating and polishing. For plating a metallic layer that can be later polished more effectively, many kinds of plating apparatus can employ the solution of this invention by simply replacing the standard plating solution with the modified solution of the present invention. For plating/polishing applications, any apparatus that can apply a voltage difference between the wafer surface and an electrode touching the modified plating solution of the present invention, while pressing a fixed abrasive pad against the wafer surface and moving the pad and the wafer surface with respect to each other, can be employed.

It is not fully understood how the addition of small amounts of oxidizers in the highly acidic Cu plating solutions allows the use of these solutions for plating and planarization. However, it is possible that the surface layer formed on the Cu deposit by the presence of oxidizers does not interfere with the plating of a good quality Cu layer, but at the same time can be efficiently removed from the sections of the film where the pad contacts it with some pressure.

The amount of oxidizer added to the plating solution may be less than 500 ppm, however preferably it should be more. Oxidizer concentration may typically be in the 0.01 wt.% to 10 wt . % range. Both inorganic and organic oxidizers, either pure or mixed, or their mixtures can be used as modifying agents, but organic oxidizers are preferred. Among the many organic oxidizers known to those in the field of chemistry, the preferred modifying agents are organic nitrites and nitrates. Although butyl nitrite is an organic oxidizer that was used as the modifying agent in the following examples to demonstrate the present invention, other modifying agents can also be used to obtain the same result. For example, other organic oxidizers, preferably organic nitrites can be used. Organic nitrites include, but are not limited to, alkyl nitrites, aromatic nitrites, and polyaromatic nitrites. Alkyl nitrites include, but are not limited to, primary, secondary and tertiary compounds of methyl, ethyl, propyl, butyl, and amyl nitrites. Additionally, nitrates of the above compounds may also be used.

Although the examples use Cu deposits, it should be understood that many other conductive materials such as Cu alloys, W, Au, Ni, Pt, Pd, Ag, Co, Sn, Pb and their alloys can be used in the practice of the present invention.

EXAMPLES

EXAMPLE 1; STANDARD PLATING SOLUTION

A Cu-sulfate based Cu plating solution was prepared as follows :

70 grams per liter of CuS04+5H20, 150 grams per liter of concentrated H2S04, and 70 ppm per liter of Cl" ions were mixed in enough water to make 10 liters of solution. Twenty-five ml of Ultrafill S2001®, 1.0 ml of Ultrafill A2001® from Shipley were then added to obtain a standard good quality plating electrolyte.

This solution was used for Cu plating on a 200 mm diameter wafer surface using the apparatus of Figure 2. The wafer surface contained sub-micron size features as well as features in the 10-100 micron range. The pad was a fixed abrasive pad supplied by 3M® company. The diameter of the pad was 180 mm and the anode assembly was oscillated in the horizontal direction so that plating could be achieved on all areas on the larger wafer surface. During plating, the distance between the pad and the wafer surface was kept at around 0.1 cm. The plating current was 2 Amp and the plating solution flow was 5 liters/minute. The wafer was rotated at 75 rpm and the anode assembly with the pad was rotated at 100 rpm in the same direction. Several wafers were plated for times ranging from 90 seconds to 4 minutes. Resulting Cu deposits were similar to the ones depicted in Figures lb and lc depending on the depth of the surface features and the plating period. The Cu deposits after aging at room temperature for one day had a resistivity of below 2xl0~6 ohm-cm, indicating good material quality. EXAMPLE 2: POLISHING AND PLANARIZATION USING STANDARD PLATING SOLUTION

The plating experiment of Example 1 was repeated, except this time, after an initial period of 30 seconds, the pad was pushed against the wafer surface at a pressure of 1 psi for plating as well as polishing and planarization. The resulting

Cu deposit had a rough surface with deep scratches apparently caused by the abrasive pad. There were also Cu particles smeared all over the surface of the wafer. Very little amount of material removal was achieved because material removed from one region of the surface by the action of the abrasive pad was probably deposited back onto the surface at another region in the form of smeared particles, which were welded or bonded to the substrate surface. The substrate defect level was extremely high and feature filling was poor.

EXAMPLE 3: MODIFIED PLATING SOLUTION ACCORDING TO THE PRESENT INVENTION

Five ml per liter of butyl-nitrite was added as a modifying agent to the electrolyte of Example 1 and the plating and polishing experiment of Example 2 was repeated using this modified plating solution. The resulting Cu deposit was highly planar and was similar to the structure shown in Figure le.

Copper layer resistivity was still below 2xl0 ohm-cm, demonstrating the ability of the modified electrolyte to yield high quality Cu deposits. Copper film was planar with uniform overburden over the sub-micron size features as well as the large features.

The foregoing disclosure has been set forth merely to illustrate the invention and is not intended to be limiting. Since modifications of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and equivalents thereof .

Claims

WHAT IS CLAIMED IS:
1. A process of depositing and simultaneously polishing and planarizing a high quality conductive layer on a surface of a substrate, comprising: loading a substrate on a holder; introducing a plating solution comprising an oxidizer on an abrasive polishing pad; pressing the abrasive polishing pad against the surface of said substrate; contacting the plating solution with the surface of the substrate and a second electrode; applying a potential difference between the surface of the substrate and the second electrode; depositing a conductive layer on the surface of the substrate; and moving the abrasive pad and the surface of the substrate with respect to each other, thereby simultaneously polishing and planarizing the conductive layer on said substrate.
2. A process according to Claim 1, wherein the conductive layer comprises copper.
3. A process according to Claim 1, wherein the plating solution comprises an acidic copper plating solution.
4. A process according to Claim 3, wherein the acidic copper plating solution has a pH value of less than 4.
5. A process according to Claim 1, wherein said oxidizer is selected from the group consisting of an inorganic oxidizer, an organic oxidizer, and mixtures thereof.
6. A process according to Claim 5, wherein the oxidizer is an organic nitrite.
7. A process according to Claim 6, wherein the nitrite is selected from the group consisting of alkyl nitrites, aromatic nitrites, and polyaromatic nitrites.
8. A process according to Claim 7, wherein the organic nitrite is an alkyl nitrite.
9. A process according to Claim 8, wherein the alkyl nitrite is butyl nitrite.
10. A process according to Claim 1, wherein the oxidizer is an organic nitrate.
11. A process according to Claim 1, wherein the substrate comprises surface features having a width of about 0.1-100 microns .
12. A modified plating solution for simultaneous polishing and planarization of a substrate, comprising: a solvent; an ionic species of a conductive material; and an oxidizer.
13. A modified plating solution according to Claim 12, wherein said oxidizer is selected from the group consisting of an inorganic oxidizer, an organic oxidizer, and mixtures thereof.
14. A modified plating solution according to Claim 12, wherein said oxidizer is an organic nitrite selected from the group consisting of alkyl nitrites, aromatic nitrites, and polyaromatic nitrites.
15. A modified plating solution according to Claim 12, wherein said solution has a pH value of less than 4.
IS
16. A modified plating solution according to Claim 12, wherein said oxidizer is present in an amount of more than 500 ppm.
17. A modified plating solution according to Claim 12, wherein said oxidizer is present in an amount of 0.01 to 10 wt . % of said solution.
18. A modified plating solution according to Claim 12, wherein said conductive metal is Cu.
19. A modified plating solution according to Claim 12, wherein said conductive metal is selected from the group consisting of W, Au, Ni, Pt, Pd, Ag, Co, Sn, Pb and their alloys.
20. A modified plating solution according to Claim 12, further comprising at least one additive selected from the group consisting of levelers, brighteners, grain refiners, wetting agents, and stress-reducing agents.
21. A plating solution for plating a conductive layer on a surface of a substrate, comprising: a solvent; an ionic species of a conductive material; and an oxidizer.
22. A plating solution according to Claim 21, wherein said oxidizer is selected from the group consisting of an inorganic oxidizer, an organic oxidizer, and mixtures thereof.
23. A plating solution according to Claim 21, wherein said oxidizer is an organic nitrite selected from the group consisting of alkyl nitrites, aromatic nitrites, and polyaromatic nitrites.
24. A plating solution according to Claim 21, wherein said solution has a pH value of less than 4.
25. A plating solution according to Claim 21, wherein said oxidizer is present in an amount of more than 500 ppm.
26. A plating solution according to Claim 21, wherein said oxidizer is present in an amount of 0.01 to 10 wt . % of said solution.
27. A plating solution according to Claim 21, wherein said conductive metal is Cu.
PCT/US2000/031283 2000-02-11 2000-11-15 Modified plating solution for plating and planarization and process utilizing same WO2001058643A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US60/182,100 2000-02-11
US09/544,558 2000-04-06
US09544558 US6354916B1 (en) 2000-02-11 2000-04-06 Modified plating solution for plating and planarization and process utilizing same

Publications (1)

Publication Number Publication Date
WO2001058643A1 true true WO2001058643A1 (en) 2001-08-16

Family

ID=24172666

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/031283 WO2001058643A1 (en) 2000-02-11 2000-11-15 Modified plating solution for plating and planarization and process utilizing same

Country Status (1)

Country Link
WO (1) WO2001058643A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003050867A2 (en) * 2001-12-07 2003-06-19 Nutool, Inc. Planarity detection methods and apparatus for electrochemical mechanical processing systems
WO2003085713A1 (en) * 2002-04-03 2003-10-16 Applied Materials, Inc. Homogeneous copper-tin alloy plating for enhancement of electro-migration resistance in interconnects

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5807165A (en) * 1997-03-26 1998-09-15 International Business Machines Corporation Method of electrochemical mechanical planarization
US5846398A (en) * 1996-08-23 1998-12-08 Sematech, Inc. CMP slurry measurement and control technique
US5866031A (en) * 1996-06-19 1999-02-02 Sematech, Inc. Slurry formulation for chemical mechanical polishing of metals
US6004880A (en) * 1998-02-20 1999-12-21 Lsi Logic Corporation Method of single step damascene process for deposition and global planarization
US6010964A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Wafer surface treatment methods and systems using electrocapillarity
US6063306A (en) * 1998-06-26 2000-05-16 Cabot Corporation Chemical mechanical polishing slurry useful for copper/tantalum substrate
US6103096A (en) * 1997-11-12 2000-08-15 International Business Machines Corporation Apparatus and method for the electrochemical etching of a wafer
US6132586A (en) * 1998-06-11 2000-10-17 Integrated Process Equipment Corporation Method and apparatus for non-contact metal plating of semiconductor wafers using a bipolar electrode assembly
US6156661A (en) * 1993-06-21 2000-12-05 Ekc Technology, Inc. Post clean treatment

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6156661A (en) * 1993-06-21 2000-12-05 Ekc Technology, Inc. Post clean treatment
US5866031A (en) * 1996-06-19 1999-02-02 Sematech, Inc. Slurry formulation for chemical mechanical polishing of metals
US5846398A (en) * 1996-08-23 1998-12-08 Sematech, Inc. CMP slurry measurement and control technique
US5807165A (en) * 1997-03-26 1998-09-15 International Business Machines Corporation Method of electrochemical mechanical planarization
US6010964A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Wafer surface treatment methods and systems using electrocapillarity
US6103096A (en) * 1997-11-12 2000-08-15 International Business Machines Corporation Apparatus and method for the electrochemical etching of a wafer
US6004880A (en) * 1998-02-20 1999-12-21 Lsi Logic Corporation Method of single step damascene process for deposition and global planarization
US6132586A (en) * 1998-06-11 2000-10-17 Integrated Process Equipment Corporation Method and apparatus for non-contact metal plating of semiconductor wafers using a bipolar electrode assembly
US6063306A (en) * 1998-06-26 2000-05-16 Cabot Corporation Chemical mechanical polishing slurry useful for copper/tantalum substrate

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6936154B2 (en) 2000-12-15 2005-08-30 Asm Nutool, Inc. Planarity detection methods and apparatus for electrochemical mechanical processing systems
WO2003050867A2 (en) * 2001-12-07 2003-06-19 Nutool, Inc. Planarity detection methods and apparatus for electrochemical mechanical processing systems
WO2003050867A3 (en) * 2001-12-07 2003-11-13 Nutool Inc Planarity detection methods and apparatus for electrochemical mechanical processing systems
WO2003085713A1 (en) * 2002-04-03 2003-10-16 Applied Materials, Inc. Homogeneous copper-tin alloy plating for enhancement of electro-migration resistance in interconnects

Similar Documents

Publication Publication Date Title
US5916855A (en) Chemical-mechanical polishing slurry formulation and method for tungsten and titanium thin films
US6136711A (en) Polishing composition including an inhibitor of tungsten etching
US6524461B2 (en) Electrodeposition of metals in small recesses using modulated electric fields
Reid Copper electrodeposition: principles and recent progress
US6341998B1 (en) Integrated circuit (IC) plating deposition system and method
US6736952B2 (en) Method and apparatus for electrochemical planarization of a workpiece
US6063306A (en) Chemical mechanical polishing slurry useful for copper/tantalum substrate
US6620037B2 (en) Chemical mechanical polishing slurry useful for copper substrates
US6328872B1 (en) Method and apparatus for plating and polishing a semiconductor substrate
US6646348B1 (en) Silane containing polishing composition for CMP
US6217416B1 (en) Chemical mechanical polishing slurry useful for copper/tantalum substrates
US6593239B2 (en) Chemical mechanical polishing method useful for copper substrates
US20040154931A1 (en) Polishing liquid, polishing method and polishing apparatus
US20040022940A1 (en) Cooper-plating solution, plating method and plating apparatus
US20060252254A1 (en) Filling deep and wide openings with defect-free conductor
US6004880A (en) Method of single step damascene process for deposition and global planarization
US20040178060A1 (en) Apparatus and method for depositing and planarizing thin films of semiconductor wafers
US6793796B2 (en) Electroplating process for avoiding defects in metal features of integrated circuit devices
US20050001325A1 (en) Selective capping of copper wiring
US20030064669A1 (en) Low-force electrochemical mechanical processing method and apparatus
US6852630B2 (en) Electroetching process and system
US6610192B1 (en) Copper electroplating
US6121152A (en) Method and apparatus for planarization of metallized semiconductor wafers using a bipolar electrode assembly
US6355153B1 (en) Chip interconnect and packaging deposition methods and structures
US6413403B1 (en) Method and apparatus employing pad designs and structures with improved fluid distribution

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase