WO2001035384A1 - Drive circuit for liquid crystal display cell - Google Patents
Drive circuit for liquid crystal display cell Download PDFInfo
- Publication number
- WO2001035384A1 WO2001035384A1 PCT/US2000/025714 US0025714W WO0135384A1 WO 2001035384 A1 WO2001035384 A1 WO 2001035384A1 US 0025714 W US0025714 W US 0025714W WO 0135384 A1 WO0135384 A1 WO 0135384A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switching means
- enable
- select
- liquid crystal
- drive circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3659—Control of matrices with row and column drivers using an active matrix the addressing of the pixel involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependant on signal of two data electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0814—Several active elements per pixel in active matrix panels used for selection purposes, e.g. logical AND for partial update
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
Definitions
- the invention relates to video displays, and more particularly, to a circuit structure for a picture element for use in a liquid crystal display.
- a typical liquid crystal display consists of an array 11 of picture element 13, or pixels.
- Each picture element consists of a select transistor 15 for coupling a column line 17 to a storage capacitor 19.
- a liquid crystal 21 is placed in parallel to storage capacitor 19.
- the voltage potential applied to liquid crystal 21 will determine its reflectivity. In effect, the voltage potential range translates into a gray scale at liquid crystal 21. Thus by proper application of specific voltage potentials to all picture elements 13 in array 11, an image may be generated.
- Row select box 25 actuates all picture elements 13 within a specific row, which is defined by a row line 27 couple to all select transistors 15 within the row.
- Video Signal box 23 applies a desired voltage potentials on a column lines 17. The desired voltage potentials are typically within a predetermined voltage range.
- the actuation of select transistor 15 transfers a column line's 17 voltage potential to a respective parallel combination of storage capacitor 19 and liquid crystal 21. Once the desired voltage has been transferred, select transistor 15 is deactivated. The combined capacitance of storage capacitor 19 and liquid crystal 21 sustain the desired voltage potential until the next image is loaded.
- Each picture element 13 in Fig. 2 is capable of displaying its current contents while simultaneously receiving a new data image. This is done by means of an additional switch, load transistor 29, which is inserted between storage capacitor 19 and liquid crystal 21.
- load transistor 29 which is inserted between storage capacitor 19 and liquid crystal 21.
- select transistor 15 and load transistor 29 function as a bucket brigade transferring charge first from column line 17 to storage capacitor 19, and then from storage capacitor 19 to liquid crystal 21.
- select transistor 15 first transfers a voltage potential from column line 17 to storage capacitor 19 during a first phase of operation.
- load transistor 29 is maintained turned off and thereby isolates storage capacitor 19 from liquid crystal 21.
- load transistor 29 is turned on and couples storage capacitor 19 to liquid crystal 21.
- the charge across storage capacitor 19 redistributes itself across the parallel combination of storage capacitor 19 and liquid crystal 21.
- the second phase of operation ends with load transistor 29 being turned off.
- load transistor 29 is turned off and liquid crystal 21 is holding its current voltage potential, select transistor 15 may be actuated and new data transferred from column line 17 to storage capacitor 19. Shields explains that in order to improve the average RMS voltage value applied to array 11, one needs to control the reference voltage Vtp applied to liquid crystals 21 and to update all picture elements 13 in array 11 simultaneously. Reference voltage Vtp is coupled to the reference plate of all liquid crystals 21.
- load transistors 29 are all controlled by a common synchronization signal 31. While load transistors 29 are turned off and liquid crystals 21 are holding their current voltage potential, storage capacitors 19 receive new data. Once the entire array 11 has received new data, synchronization line 31 is actuated and all load transistors 29 of all picture elements 13 in array 11 are turned on in unison. Thus, the entire array 11 of liquid crystals 21 is updated simultaneously.
- FIG. 3 Another array architecture, similar to that of Fig. 2, is shown. All elements in Fig. 3 similar to those of Fig. 2 are identified by similar reference characters and are explained above.
- the architecture of Fig. 3 is more fully disclosed in U.S. Pat. No. 5,666,130 to Williams et al . , and is assigned to the same assignee as that of Fig. 2.
- the structure of Fig. 3 updates an entire array 11 of pixels 13 simultaneously, in a manner similar to that of Fig. 2.
- Fig. 3 cannot display one image while storing another.
- Williams et al. explain that traditionally one has to optimize a pixel's drive circuitry to the specific type of screen, i.e. liquid crystal, being used. Williams et al. state that it would be advantageous to be able to optimize a pixel's drive circuitry separately from the type of liquid crystal used so that one driver circuit could be used with multiple types of screens.
- the structure of Williams et al. allow for an array 11 of picture elements 13 to receive and store an image in their respective storage capacitor 19 while maintaining the storage capacitor 19 isolated from the liquid crystal itself.
- the driver circuitry of each picture element 13 may be optimize for storing an image element, i.e. voltage potential, at a respective storage capacitor 19 with no concern as to the type of liquid crystal 21 used.
- the storage capacitors 19 may be coupled to any screen type and their content, i.e. image voltage, is transferred onto the screen's liquid crystals 21.
- Williams et al. demonstrate that the liquid crystals 21 and storage capacitors 19 should be in a known reference ground condition before a new image is loaded. Thus, a current image must first be erased, i.e. array 11 is grounded, before a new image can be received.
- the picture elements 13 shown in Fig. 3 are similar to those of Fig. 2 with the addition of a grounding transistor 31 between load transistor 29 and liquid crystal 21.
- Grounding transistor 31 is responsive to a reinitiate signal, Relnit, which grounds storage capacitor 19 and liquid crystal 21 in preparation for receiving a new image. After storage capacitor 19 and liquid crystal
- grounding transistor 15 is deactivated and picture element 13 is then ready to receive new voltage data.
- Row select box 25 activates a row of picture elements 13 by actuating a row's select transistors 15. Select transistors 15 then transfer new voltage information from the video signal box 23 and column lines 17 to storage capacitors 19. Once new data has been placed on storage capacitors 19, load transistors 29 couple storage capacitors 19 to liquid crystals 21.
- Grounding transistors 31 are maintained in off state during this time. After liquid crystals 21 have displayed the image for a predetermined period, grounding transistors 31 are turned on while load transistors 29 are maintained actuated. This reinitiates storage capacitors 19 and liquid crystals 21 back to a known grounding state in preparation for loading of the next image .
- Williams et al. state that their array can be made more robust by incorporating a high level of redundancy into the drive circuitry of array 11. With reference to Fig. 4, Williams et al. therefore couple two drive circuits in parallel per liquid crystal 21. All elements in Fig. 4 similar to those of Fig. 3 are given similar reference characters and are explained above.
- Williams et al.'s drive circuitry includes two select transistors 15a and 15b simultaneously responsive to a common row line 27, two load transistors 29a and 29b simultaneously responsive to a common load line 33, and two grounding transistors 31a and 31b responsive to the same Relnit line 35. Each select transistor 15a and 15b, however, charges its own respective storage capacitor 19a and 19b. Williams et al.
- a pixel cell for use in a liquid crystal display, has the characteristic of being able to display its current contents while it is simultaneously being overwritten with a new set, or multiple sets, of data. To accomplish this, each pixel has independent access to multiple storage capacitors.
- a pixel cell While a pixel cell is displaying the contents of a first storage capacitor, the contents of a second storage capacitor can be altered. The pixel cell then switches from its first storage capacitor to its second storage capacitor. While it then displays the contents of the second storage capacitor, the contents of the first storage capacitor may be altered, and so on.
- each column may be defined by one or two bitlines, depending on the embodiment being implemented.
- Each row is defined by a first and second wordline pair and a first and second enable-line pair.
- Each of the first and second wordlines in each wordline pair is independently controlled and selectively transfers the contents of a bitline to one of the first and second storage capacitors within a respective pixel cell.
- each of the first and second enable- lines selectively transfers the contents of a respectiveone of the first and second storage capacitors to the pixel cell's output reflective panel, i.e. to a respective liquid crystal.
- the first and second storage capacitors of each pixel cell have their lower plate coupled to a common predetermined voltage.
- the top plate of each of the first and second storage capacitors is coupled to a respective word-select pass device and to an enable- select pass device.
- the word-select pass device is responsive to a respective wordline within a wordline pair and selectively transfers the contents of a bitline to its corresponding storage capacitor.
- the enable- select pass device is responsive to a respective enable- line within an enable-line pair and selectively transfers the contents of its corresponding storage capacitor to the pixel cell's output reflective panel. Since the individual wordlines and enable-lines within each pair are independent, the liquid crystals are coupled to one of the storage capacitors in a respective pixel at all times.
- the pixel cell of the present invention can display one set of data from a first storage capacitor while its second storage capacitor receives a second set of data.
- proper manipulation of the individual wordlines and enable-lines allow the individual pixels to isolate a liquid crystal from a pixel cell's two storage capacitors.
- both storage capacitors in a pixel cell may be disconnected from the liquid crystal.
- This permits the two storage capacitors to receive a second and third set of data while the first set of data is still being displayed.
- the array of pixel cells can display a current image while buffering the next two images. In this way, the speed at which the contents of each pixel may be changed is increased. It is thus possible to start writing the next image without affecting the current image being displayed.
- Fig. 1 is prior art view of the structure of a typical pixel element in a typical liquid crystal array.
- Fig. 2 is a prior art view of an alternate liquid crystal array that allows a current image to be displayed while a subsequent image is being loaded.
- Fig. 3 is a prior art view of still another liquid crystal array for separately optimizing a pixel element's drive circuitry from the pixel element's liquid crystal display.
- Fig. 4 is an additional embodiment of the structure of Fig. 3 incorporating redundancy into the liquid crystal array.
- Fig. 5 is a pixel element and liquid crystal array in accord with a first embodiment of the present invention.
- Fig. 6 is a second embodiment of a crystal array in accord with the present invention.
- Fig. 7 is a crystal array in accord with a third embodiment of the present invention. BEST MODE FOR CARRYING OUT THE INVENTION
- a liquid crystal display in accord with the present invention includes an array 41 of picture cells 43, a first row selector 45, a second row selector 47, a reference voltage generator 51 and preferably a single video signal generator 49.
- Picture cells 43 are arranged into n rows and m columns.
- First row selector 45 may independently control any of the n rows by means of a first set of row select lines ranging from R_1,A to R_n,A.
- second row selector 47 may independently control the same n rows by means of a second set of row select lines ranging from R_1,B to R_n,B.
- Video signal generator 49 outputs m video signals on m column lines ranging from CL1 to CLm.
- the video signals preferably are within a voltage range of OV through Vmax, of preferably 16V.
- Each column of picture cells 43 is selected by means of a corresponding column line, i.e. CL1. All picture cells 43 within a selected column have an input node 52 coupled to a corresponding, common column line, i.e. CL1.
- the video signal on a column line CL1 is not accepted by all picture cells 43 within the same column. Rather, only the picture cells 43 that are activated by a row select line from one of the first 45 or second 47 row selector will latch in the video signal data on their respective column line, CLl-CLm.
- Each row within array 41 may be selected by any one of a plurality of independent row selectors 45 and 47. Preferably no two row selectors 45, 47 may select the same row at the same time. Any row, however, may be selected by multiple row selectors 45, 47 in succession.
- first row selector 45 may select the first row in array 41 by actuating row select line R_1,A and thereby load image information from video signal generator 49 onto the first row of picture cells 43.
- no other selector i.e. second row selector 47, may access the first row.
- another row selector i.e. second row selector 47, may gain control of the fist row by actuating its appropriate row select line, i.e. R_1,B.
- Each picture cell 43 includes a liquid crystal PXL and accompanying drive circuitry.
- the drive circuitry selectively transfers a stored video signal from a storage means Cl and C2 onto liquid crystal PXL.
- the stored video signal is read from a corresponding column line CLl-CLm.
- a picture cell 43 may store multiple video signals while simultaneously displaying another.
- each drive circuit within a picture cell 43 includes multiple voltage storage devices.
- the multiple voltage storage devices are implemented as a first storage capacitor Cl and a second storage capacitor C2. This allows picture cell 43 to display the contents of one storage capacitor, i.e. Cl, while storing new image information in another storage capacitor, i.e. C2.
- each picture cell 43 may be selectively coupled to one of storage capacitors Cl and C2 by means of a corresponding select transistor SI and S2, respectively.
- select transistors SI and S2 is controlled by a corresponding row select line R_1,A and R_1,B controlled by a corresponding row selector 45 and 47.
- a picture cell's storage capacitors Cl and C2 may be selectively coupled to its liquid crystal PXL by means of a corresponding enable transistor El and E2, respectively.
- Each enable transistor El and E2 is controlled by an independent enable signal EN_1,1 and EN 2,1.
- Enable signal EN 1,1 controls the coupling of all the first storage capacitors Cl within row of a picture cells 43 to each cell's respective liquid crystal PXL.
- enable signal EN_1,2 controls the coupling of all the second storage capacitors C2 within a row of picture cells 43 to each cell's respective liquid crystal PXL.
- each row is responsive to a set of enable signals EN_1, 1/EN_2, 1 that independently control separate enable transistors within each picture cell 43.
- array 41 is responsive to n sets of such enable signal pairs ranging from EN_1, 1/EN_2, 1 to EN_1, n/EN_2, n.
- first enable transistors El within array 41 are controlled by a common first enable signal and all second enable transistors E2 are controlled by a second common enable signal.
- first Cl and second C2 storage capacitors within each cell 43 of array 41 may be transferred to their respective liquid crystal PXL in unison.
- only one row selector 45 or 47 may control array 41 at any given time.
- first row selector 45 may gain sole control of array 41 and instigate sequential loading of a first image from video signal generator 49 onto the whole of array 41 one row at a time. After first row selector 45 finishes loading the first image, it then relinquishes control of array 41 to another row selector, i.e. 47.
- second row selector 47 gains control of array 41, it can begin transferring a second image onto all the rows of array 41. While second row selector 47 has control of array 41, the first enable transistor Si of each picture cell 43 within array 41 will be in an active state and coupling first storage capacitor Cl to liquid crystal PXL while second enable transistor 52 is in an inactive state.
- a voltage potential applied to liquid crystal PXL modifies its reflectivity. By appropriate application of voltage potentials to an array's liquid crystals PXL, an image may be formed.
- video signal generator 49 supplies the appropriate voltage potentials along column lines CLl-CLm to a desired storage capacitor Cl or C2.
- the video signals in the preferred embodiment may vary between OV and a Vmax of 16V, this may result in a high voltage stress across storage capacitors Cl and C2 if their lower plate is tide to ground. Therefore, the presently preferred embodiment ties the lower plate of storage capacitors Cl and C2 to reference voltage generator 51, which supplies a voltage potential intermediate OV and Vmax.
- Reference voltage generator 51 preferably supplies a voltage potential half-way between both extreme voltage swings of video signal generator 49. Presently, this means that reference voltage generator 51 supplies Vmax/2, or 8V, to the lower plate of all storage capacitors within array 41.
- select transistors SI and S2 may transfer as little as OV or as much as 16V onto the top plate of storage capacitors Cl and C2, the voltage drop across storage capacitors Cl and C2 remains within an 8V voltage swing. As a result, storage capacitors Cl and C2 may be made smaller and faster than otherwise required.
- Fig. 6 a second embodiment of the present invention is shown. All elements in Fig. 6 similar to those of Fig. 5 are given similar reference characters and are explained above.
- all picture cells 43 in array 41 share a common enable signal ENBL which selectively couples one of storage capacitors Cl and C2 to liquid crystal PXL.
- ENBL enable signal which selectively couples one of storage capacitors Cl and C2 to liquid crystal PXL.
- the enable transistors E and E_B within each picture cell 43 respond oppositely to the logic state of enable signal ENBL.
- First enable transistor E is an NMOS transistor and responds to a logic high on signal ENBL by coupling first storage capacitor Cl to liquid crystal PXL, and responds to a logic low on signal ENBL by isolating Cl from PXL.
- the second enable transistor E_B is a PMOS transistors and responds to a logic high on ENBL by isolating C2 from PXL, and responds to a logic low on ENBL by coupling second storage capacitor C2 to PXL.
- liquid crystal PXL is constantly coupled to one of either Cl and C2, as determined by enable signal ENBL.
- Fig. 6 is a specialized variation of that of Fig. 5.
- only one of row selectors 45 and 47 may control array 41 at a time.
- first row selector 45 accesses the first storage capacitor Cl of a row of picture cells 43 by actuating the first select transistor SI within a row of picture cells simultaneously.
- enable signal ENBL is preferably at a logic low and isolating the first storage capacitor Cl of all picture cells from their respective liquid crystal PXL.
- a low on enable signal ENBL also has the effect of coupling each cell's second storage capacitor C2 to their respective liquid crystal PXL.
- each picture cell 43 displays the contents of its second storage capacitor C2 while it receives new image data onto its first storage capacitor Cl.
- enable signal ENBL is switched from a logic low to a logic high. This activates first enable switch E and deactivates second enable switch E_B.
- the newly loaded image information on first storage capacitors Cl is thereby coupled to its respective liquid crystals PXL for display.
- second storage capacitor C2 is disconnected from the liquid crystal PXL. At this point, second storage capacitor C2 is ready to receive new data and second row selector 47 may take control of array 41.
- FIG. 7 a third embodiment of the present invention is shown. All elements in Fig. 7 similar to those of Fig. 5 are given similar reference characters and are explained above.
- Fig. 7 shows multiple video signal generators 49A/49B and preferably includes one signal generator 49A/49B for each row selector 45 and 47, respectively.
- Each signal generator 49A and 49B has its own set of column lines CLl,A-CLm,A and CLl,B-CLm, B, respectively, by which each has independent access to any column of picture cells 43 within array 41.
- each picture cell 43 includes a separate input node 52A/52B per column line CL1,A/CL1,B, respectively.
- a separate set of enable signals EN_1, 1/EN_2, 1 independently controls the enable transistors El and E2 of each row of picture cells 43 in a manner similar to that of the first embodiment of the first embodiment of Fig. 5.
- Fig. 7 multiple row selectors 45 and 47 have access to array 41 simultaneously, as was also the case in the first embodiment of Fig. 5. Unlike the structure of Fig. 5, however, the structure of Fig. 7 permits multiple row selectors 45 and 47 to access the same row of picture cells 43 at the same time while maintaining independent addressing of their respective storage capacitors Cl and C2. For example assuming that liquid crystal PXL has enough capacitance of its own to maintain its current image data and that it is desired to write to both of storage capacitors Cl and C2, then both enable signals EN_1,1 and EN_2,1 would be set to a logic low. This would cause both enable transistors El and E2 to deactivate and isolate both Cl and C2 from their respective liquid crystal PXL.
- liquid crystal PXL could be maintained coupled to the third storage capacitor while the first Cl and second C2 storage capacitors received new data.
- first row selector 45 may activate row line R__1,A and thereby activate first select transistor SI. This couples first column line CL1,A from first video signal generator 49A to first storage capacitor Cl.
- second row selector 47 may activate row line R_1,B and thereby activate second select transistor S2. This couples second column line CL1,B from second video signal generator 49B to second storage capacitor C2. Since both storage capacitors Cl and C2 are coupled to separate column lines CL1,A and CL1,B, respectively, they can both receive new data simultaneously.
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002387749A CA2387749A1 (en) | 1999-11-08 | 2000-09-19 | Drive circuit for liquid crystal display cell |
KR1020027005905A KR20020060223A (en) | 1999-11-08 | 2000-09-19 | Drive circuit for liquid crystal display cell |
JP2001537041A JP2003514258A (en) | 1999-11-08 | 2000-09-19 | Drive circuit for liquid crystal display cell |
EP00963636A EP1234299A1 (en) | 1999-11-08 | 2000-09-19 | Drive circuit for liquid crystal display cell |
NO20022216A NO20022216L (en) | 1999-11-08 | 2002-05-08 | LCD cell drive circuit |
HK03101890.6A HK1049908B (en) | 1999-11-08 | 2003-03-14 | Drive circuit for liquid crystal display cell |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/436,064 US6476785B1 (en) | 1999-11-08 | 1999-11-08 | Drive circuit for liquid crystal display cell |
US09/436,064 | 1999-11-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001035384A1 true WO2001035384A1 (en) | 2001-05-17 |
Family
ID=23730953
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/025714 WO2001035384A1 (en) | 1999-11-08 | 2000-09-19 | Drive circuit for liquid crystal display cell |
Country Status (11)
Country | Link |
---|---|
US (1) | US6476785B1 (en) |
EP (1) | EP1234299A1 (en) |
JP (1) | JP2003514258A (en) |
KR (1) | KR20020060223A (en) |
CN (2) | CN1171197C (en) |
CA (1) | CA2387749A1 (en) |
HK (1) | HK1049908B (en) |
MY (1) | MY135943A (en) |
NO (1) | NO20022216L (en) |
TW (1) | TW578132B (en) |
WO (1) | WO2001035384A1 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3873139B2 (en) * | 2000-06-09 | 2007-01-24 | 株式会社日立製作所 | Display device |
US20040027321A1 (en) * | 2001-11-29 | 2004-02-12 | O'donnell Eugene Murphy | Switched amplifier drive circuit for liquid crystal displays |
US7696952B2 (en) * | 2002-08-09 | 2010-04-13 | Semiconductor Energy Laboratory Co., Ltd | Display device and method of driving the same |
KR100923350B1 (en) * | 2002-12-20 | 2009-10-22 | 엘지디스플레이 주식회사 | Liquid Crystal Display and Driving Method thereof |
JP4424946B2 (en) * | 2003-09-03 | 2010-03-03 | 三菱電機株式会社 | Display device |
FR2866465A1 (en) * | 2004-02-18 | 2005-08-19 | Thomson Licensing Sa | Front/rear projector type image display device stores specific and common values associated with video data to be displayed by each liquid crystal element of valve and group of at least two adjacent elements respectively |
TW200614143A (en) * | 2004-10-19 | 2006-05-01 | Ind Tech Res Inst | Pixel equivalent circuit and method for improving the hold type of pixels |
CN100454378C (en) * | 2004-11-19 | 2009-01-21 | 统宝光电股份有限公司 | Scanning linear driver of displaying device and displaying device thereof |
KR101031667B1 (en) * | 2004-12-29 | 2011-04-29 | 엘지디스플레이 주식회사 | Liquid crystal display device |
CN100449599C (en) * | 2005-06-03 | 2009-01-07 | 宏齐科技股份有限公司 | Drive circuit for display, and drive method |
JP4954548B2 (en) * | 2005-12-28 | 2012-06-20 | ティーピーオー、ホンコン、ホールディング、リミテッド | Liquid crystal display device and control method thereof |
CN100464215C (en) * | 2006-06-09 | 2009-02-25 | 群康科技(深圳)有限公司 | Liquid crystal display |
JP2010281993A (en) * | 2009-06-04 | 2010-12-16 | Sony Corp | Display, method for driving display, and electronic apparatus |
US9013562B2 (en) * | 2010-06-18 | 2015-04-21 | Honeywell International Inc. | Methods and systems for presenting sequential video frames |
JP5679172B2 (en) | 2010-10-29 | 2015-03-04 | 株式会社ジャパンディスプレイ | Liquid crystal display |
WO2014008292A2 (en) * | 2012-07-02 | 2014-01-09 | Skyworks Solutions, Inc. | Systems and methods for providing high and low enable modes for controlling radio-frequency amplifiers |
CN110827748B (en) * | 2019-11-08 | 2020-12-25 | 四川遂宁市利普芯微电子有限公司 | Pre-charging circuit of LED display screen driving chip |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0617398A1 (en) * | 1993-03-23 | 1994-09-28 | Nec Corporation | Method for driving active matrix liquid crystal display panel |
US5504601A (en) * | 1992-07-15 | 1996-04-02 | Kabushiki Kaisha Toshiba | Liquid crystal dispaly apparatus with gap adjusting layers located between the display region and driver circuits |
US5686932A (en) * | 1991-10-04 | 1997-11-11 | Kabushiki Kaisha Toshiba | Compensative driving method type liquid crystal display device |
US5767926A (en) * | 1993-03-04 | 1998-06-16 | Samsung Electronics Co., Ltd. | Liquid crystal display and a method for manufacturing the same |
US5903250A (en) * | 1996-10-17 | 1999-05-11 | Prime View International Co. | Sample and hold circuit for drivers of an active matrix display |
WO1999052012A1 (en) * | 1998-04-04 | 1999-10-14 | Koninklijke Philips Electronics N.V. | Active matrix liquid crystal display devices |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4870396A (en) | 1987-08-27 | 1989-09-26 | Hughes Aircraft Company | AC activated liquid crystal display cell employing dual switching devices |
US5459495A (en) | 1992-05-14 | 1995-10-17 | In Focus Systems, Inc. | Gray level addressing for LCDs |
GB9223697D0 (en) | 1992-11-12 | 1992-12-23 | Philips Electronics Uk Ltd | Active matrix display devices |
US5666130A (en) | 1994-08-10 | 1997-09-09 | Hughes Aircraft Company | Point addressable display assembly, method of operating same, and method of fabricating same |
US5701166A (en) | 1994-09-26 | 1997-12-23 | Lg Electronics Inc. | Active matrix liquid crystal display having first and second display electrodes capacitively couple to second and first data buses, respectively |
US5959598A (en) * | 1995-07-20 | 1999-09-28 | The Regents Of The University Of Colorado | Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images |
JP3485229B2 (en) * | 1995-11-30 | 2004-01-13 | 株式会社東芝 | Display device |
JPH09329806A (en) * | 1996-06-11 | 1997-12-22 | Toshiba Corp | Liquid crystal display device |
KR100235590B1 (en) * | 1997-01-08 | 1999-12-15 | 구본준 | Driving method of tft-lcd device |
-
1999
- 1999-11-08 US US09/436,064 patent/US6476785B1/en not_active Expired - Lifetime
-
2000
- 2000-09-19 JP JP2001537041A patent/JP2003514258A/en active Pending
- 2000-09-19 CN CNB008153256A patent/CN1171197C/en not_active Expired - Fee Related
- 2000-09-19 EP EP00963636A patent/EP1234299A1/en not_active Withdrawn
- 2000-09-19 WO PCT/US2000/025714 patent/WO2001035384A1/en active Application Filing
- 2000-09-19 CN CNA2004100286378A patent/CN1725283A/en active Pending
- 2000-09-19 KR KR1020027005905A patent/KR20020060223A/en not_active Application Discontinuation
- 2000-09-19 CA CA002387749A patent/CA2387749A1/en not_active Abandoned
- 2000-10-04 MY MYPI20004638A patent/MY135943A/en unknown
- 2000-11-07 TW TW089123502A patent/TW578132B/en not_active IP Right Cessation
-
2002
- 2002-05-08 NO NO20022216A patent/NO20022216L/en not_active Application Discontinuation
-
2003
- 2003-03-14 HK HK03101890.6A patent/HK1049908B/en not_active IP Right Cessation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5686932A (en) * | 1991-10-04 | 1997-11-11 | Kabushiki Kaisha Toshiba | Compensative driving method type liquid crystal display device |
US5504601A (en) * | 1992-07-15 | 1996-04-02 | Kabushiki Kaisha Toshiba | Liquid crystal dispaly apparatus with gap adjusting layers located between the display region and driver circuits |
US5767926A (en) * | 1993-03-04 | 1998-06-16 | Samsung Electronics Co., Ltd. | Liquid crystal display and a method for manufacturing the same |
EP0617398A1 (en) * | 1993-03-23 | 1994-09-28 | Nec Corporation | Method for driving active matrix liquid crystal display panel |
US5903250A (en) * | 1996-10-17 | 1999-05-11 | Prime View International Co. | Sample and hold circuit for drivers of an active matrix display |
WO1999052012A1 (en) * | 1998-04-04 | 1999-10-14 | Koninklijke Philips Electronics N.V. | Active matrix liquid crystal display devices |
Also Published As
Publication number | Publication date |
---|---|
NO20022216D0 (en) | 2002-05-08 |
JP2003514258A (en) | 2003-04-15 |
CN1171197C (en) | 2004-10-13 |
CN1387662A (en) | 2002-12-25 |
TW578132B (en) | 2004-03-01 |
HK1049908B (en) | 2005-03-18 |
EP1234299A1 (en) | 2002-08-28 |
NO20022216L (en) | 2002-05-08 |
KR20020060223A (en) | 2002-07-16 |
HK1049908A1 (en) | 2003-05-30 |
CA2387749A1 (en) | 2001-05-17 |
US6476785B1 (en) | 2002-11-05 |
CN1725283A (en) | 2006-01-25 |
MY135943A (en) | 2008-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6476785B1 (en) | Drive circuit for liquid crystal display cell | |
EP0324204B1 (en) | Thin film active matrix and addressing circuitry therefor | |
JP4663832B2 (en) | How to drive a liquid crystal | |
US6268841B1 (en) | Data line driver for a matrix display and a matrix display | |
US6876349B2 (en) | Matrix display devices | |
US6437767B1 (en) | Active matrix devices | |
KR101022566B1 (en) | Liquid crystal display apparatus | |
US5670979A (en) | Data line drivers with common reference ramp display | |
US5708455A (en) | Active matrix display device | |
US4736137A (en) | Matrix display device | |
WO2000019476A2 (en) | Line scanning circuit for a dual-mode display | |
KR100628937B1 (en) | Active matrix liquid crystal display devices | |
JP3949733B2 (en) | Digital-analog converter and operation method thereof | |
CN100380185C (en) | Data driver circuit for display device and drive method thereof | |
US6801177B2 (en) | Liquid crystal display device | |
US6107980A (en) | Cell circuit for active matrix liquid crystal displays using high polarization, analog response liquid crystals | |
US7170485B2 (en) | Optical display device having a memory to enhance refresh operations | |
KR100598734B1 (en) | Method Of Driving Liquid Crystal Display Apparatus | |
US6731262B2 (en) | Active matrix display device | |
JPH06175609A (en) | Matrix screen whose definition is improved and addressing for screen thereof | |
JPH11134248A (en) | Integrated circuit for image data storage, image data storing method thereof, and image data storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA CN JP KR NO SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2387749 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000963636 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2001 537041 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027005905 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 008153256 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027005905 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2000963636 Country of ref document: EP |