WO2001026354A1 - An arrangement in a subscriber line interface circuit - Google Patents

An arrangement in a subscriber line interface circuit Download PDF

Info

Publication number
WO2001026354A1
WO2001026354A1 PCT/SE2000/001916 SE0001916W WO0126354A1 WO 2001026354 A1 WO2001026354 A1 WO 2001026354A1 SE 0001916 W SE0001916 W SE 0001916W WO 0126354 A1 WO0126354 A1 WO 0126354A1
Authority
WO
WIPO (PCT)
Prior art keywords
line
voltage
cuirent
current
amplifier
Prior art date
Application number
PCT/SE2000/001916
Other languages
French (fr)
Inventor
Henrik Hellberg
Anders Emericks
Original Assignee
Telefonaktiebolaget Lm Ericsson (Publ)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget Lm Ericsson (Publ) filed Critical Telefonaktiebolaget Lm Ericsson (Publ)
Priority to DE60027450T priority Critical patent/DE60027450T2/en
Priority to AU79784/00A priority patent/AU7978400A/en
Priority to EP00970394A priority patent/EP1222803B1/en
Priority to JP2001529192A priority patent/JP2003511915A/en
Publication of WO2001026354A1 publication Critical patent/WO2001026354A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M19/00Current supply arrangements for telephone systems
    • H04M19/001Current supply source at the exchanger providing current to substations
    • H04M19/005Feeding arrangements without the use of line transformers
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Definitions

  • the invention relates generally to subscriber line interface circuits and more specifically to an arrangement in a subscriber line interface circuit for switching the line cu ⁇ ent between two different DC voltage sources to reduce power losses in the subscriber line interface circuit.
  • a subscriber line interface circuit that is to drive a two-wire transmission line to a load, has a feed characteristic such that the line voltage and the line current are functions of the line load.
  • the line When the line is open, i.e. in an on-hook condition of the load, the line is supplied with a maximum voltage at the same time as the cu ⁇ ent is zero. In a manner known per se, a supply voltage, that is somewhat higher than the required line voltage, has to be available to the SLIC.
  • the line voltage When the line is loaded, i.e. in an off-hook condition of the load, the line voltage will decrease and the line cunent will increase in response to the line resistance plus the load resistance.
  • the difference between the supply voltage and the line voltage will be applied across the SLIC.
  • the current through the SLIC and the voltage across the same will cause power losses in the SLIC.
  • the power loss in the SLIC reaches its maximum for short lines, i.e. for low values of line resistance plus load resistance.
  • NT Network Terminal
  • TA Terminal Adapter
  • Another way is to switch the cu ⁇ ent to the higher batteiy by means of an internal or external switch when the current has reached a suitable value.
  • the object of the invention is to eliminate the problems with the known solutions.
  • One battery of lower absolute value than the other batteiy is connected to the cathode of a diode whose anode is connected to a voltage regulator connected so that it can be controlled by a control signal.
  • the voltage regulator can sink current to the batteiy of higher absolute value.
  • the line current flows to the interconnection point between the diode and the voltage regulator and via the diode to the lower batteiy.
  • the load of the line increases, the line voltage will increase and the line current will decrease.
  • a control signal will be sent to the voltage regulator so that it begins to sink line current to the higher batteiy.
  • the diode that is connected to the lower batteiy will be reverse biased and all line cuirent flows via the voltage regulator to the higher batteiy.
  • the control signal will cause the output terminal of the voltage regulator to follow it accordingly.
  • the output terminal of the voltage regulator will continue to follow line voltage changes until the voltage on its output terminal comes close to the value of the higher batteiy. There, the voltage regulator will be locked and the line cu ⁇ ent will be reduced to zero when the line voltage has reached the on-hook voltage.
  • Fig. 1 illustrates one embodiment of the invention
  • Figs. 2A and 2B are diagrams illustrating the operation of the embodiment in Fig. 1.
  • each SLIC In an off-hook condition, each SLIC has a fixed line load depending on the length of the line and its load. In an on-hook condition, the load is, in principle, infinite. The operating range of the invention lies between these two conditions. In the following description, the line load will be varied from zero ⁇ to infinity.
  • Fig. 1 illustrates an embodiment of an a ⁇ angement in accordance with the invention.
  • two current amplifiers 2, 3 are connected with their output terminals to respective wires TIP and RING of a two-wire transmission line to a load RL.
  • the current amplifier 2 connected with its output terminal to the TIP wire, is connected with its cu ⁇ ent supply terminal to ground.
  • the current amplifier 3 connected with its output terminal to the RING wire, is connected with its current supply terminal to a node C between anodes of two diodes Dl , DB2.
  • the cathode of the diode DB2 is connected to a DC voltage source or VB2, e.g. a batteiy, and the cathode of the diode D l is connected to an output terminal of a voltage regulator 4.
  • the voltage regulator 4 is connected with its cu ⁇ ent supply terminal to a DC voltage source VBAT, e.g. a batteiy, of higher absolute voltage value than the batteiy VB2.
  • the input terminal of the voltage regulator 4 is connected to a node B.
  • a cuirent source 6 generating a cu ⁇ ent I I is connected in parallel with a resistor RB between the node B and ground, to supply a cu ⁇ ent 13 to the node B.
  • a transistor Q l is connected with its emitter to the node B, with its collector to the batteiy VBAT and with its base to a node A.
  • the output terminal of the cuirent amplifier 3, i.e. the RING wire, is connected to the node A via a voltage source 8 generating a voltage VI between the RING wire and the node A.
  • a voltage-to-current converter 5 is connected with its positive input terminal to the node A, with its negative input terminal to the node C, with a first current output terminal to the input terminal of the cuirent amplifier 2, with a second current output terminal to the input teiminal of the cuirent amplifier 3, and with a third current output te ⁇ ninal to a node D.
  • the node D is connected to the battery VBAT via a current source 7 that generates a cuirent 12.
  • the node D is also connected to the cathode of a diode D2, whose anode is connected to the node B. A cu ⁇ ent 14 will flow through the diode D2.
  • a line cuirent IL will flow through the load RL.
  • the line cuirent is supplied from ground via the cu ⁇ ent amplifier 2 through the load RL and via the c rent amplifier 3 to the node C under control of the respective output currents from the voltage-to-current converter 5. From the node C, the cuirent IL will flow to the batteiy VB2 through the diode DB2.
  • the voltage on the TIP wire is constantly maintained at a negative voltage VTG in order to keep the cuirent amplifier 2 from becoming saturated.
  • the voltage source 8 is connected with its positive terminal to the RING wire and with its negative terminal to the node A, to generate the voltage VI between the RING wire and the node A.
  • the transistor Q l connected with its base to the node A and with its emitter to the node B, contiols the voltage regulator 4.
  • the emitter of the tiansistor Ql is supplied with current from the cmrent source 6.
  • the resistor RB connected in parallel with the cuirent source 6, has veiy high impedance.
  • the voltage across the resistor RB generates a cuirent that together with the cuirent 11 from the cuirent source 6 forms the cu ⁇ ent 13 that flows through the tiansistor Q 1 to the batteiy VBAT.
  • the output terminal of the voltage regulator 4 is controlled to a certain voltage value that is negative relative to the voltage on the RING wire, and is set by the voltage VI generated by the voltage source 8 minus the emitter-base voltage across the transistor Q l.
  • the voltage on the output terminal of the voltage regulator 4 follows the voltage on the RING wire.
  • the diode D l connected with its anode to the node C and with its cathode to the output terminal of the voltage regulator 4, is supposed to be an ideal diode, i.e. it has a high breakdown voltage and no forward voltage drop.
  • the diode D l will be reverse biased since the node C will be at a diode voltage above the batteiy voltage VB2.
  • the voltage-to-current converter 5 is connected with its positive input terminal to the node A and with its negative input terminal to the node C.
  • VCA the voltage difference between the positive input terminal and the negative input terminal
  • the cuirent amplifiers 2, 3 have gains g and -g, respectively.
  • the currents that are supplied to the input terminals of the cuirent amplifiers 2 and 3 are amplified by the respective cuirent amplifier 2, 3 and form the line cuirent IL.
  • the cuirent source 7 draws the cuirent 12.
  • RL 0, the cuirent from the voltage-to-cu ⁇ ent converter 5 to the node D is larger than 12.
  • the voltage VCA will set the line cuirent IL.
  • the voltage in the node A relative to ground will be set by VTG minus
  • the node C is constantly clamped to a voltage coiresponding to a diode voltage above VB2.
  • the voltage VRL will increase. Therefore, the voltage on the RING wire will be pushed down towards the voltage VB2.
  • the voltage on the TIP wire stays fixed.
  • the voltage in the node A that follows the voltage on the RING wire will drop down by the same amount. The same is true for the voltage on the output terminal of the voltage regulator 4.
  • the voltage of the node C is fixed, which causes the voltage VCA to drop.
  • the output cuirents from the voltage-to-cu ⁇ ent converter 5 also diminishes, and thereby also the line cuirent IL as well as the cuirent to the node D.
  • the current 14 will be drawn through the diode D2 from the node B.
  • the current through the emitter of the transistor Q l will be reduced by the same amount as drawn by the cuirent 14.
  • the current 14 drawn from the node B will be equal to the cuirent 13.
  • the emitter current of the tiansistor Ql will now be zero.
  • the emitter voltage collapses and the input terminal of the voltage regulator 4 will be pulled down so that the diode D l will be forward biased and the line cu ⁇ ent will flow into the voltage regulator 4.
  • the diode DB2 will be reverse biased.
  • the voltage regulator 4 will sink the line cuirent IL to the battery VBAT.
  • Fig. 2B it is indicated that, at the line voltage VRL l , the line cuirent IL is moved from the batteiy VB2 to the batteiy VBAT.
  • the power in the SLIC has been generated between ground and the voltage of the batteiy VB2.
  • the power generation in the SLIC can be optimized.
  • the batteiy VBAT can never sink more cuirent than the cuirent that has been chosen as threshold.
  • this switching of the line current IL can be programmed to take place at a fixed IL value.
  • RL increases, the line cuirent IL will for a moment remain at the previous value.
  • the voltage VRL across RL will increase and the voltage of the RING wire and the node A will be pushed down by the same amount.
  • the same is true for the positive input terminal of the voltage-to-cunent converter 5.
  • the voltage in the node C will remain, which causes the voltage VCA to diminish.
  • the output currents from the voltage-to-current converter 5 will also diminish.
  • the cu ⁇ ent 14 through the diode D2 increases.
  • the voltage in the node B is pulled down and thereby, also the voltage on the output terminal of the voltage regulator 4 is pulled down.
  • the voltage in the node C that follows the output voltage of the voltage regulator 4 is also pulled down and the voltage VCA begins to increase.
  • the output cuirents from the voltage-to-cuirent converter 5 increase.
  • the cuirent into the node D increases, the cuirent 14 through the diode D2 decreases.
  • the decrease of the voltage in the node B will stop as will the voltage in the node C.
  • the voltage VRL has increased and the voltage in the node C has been moved by the same amount.
  • the cuirent 13 sets the desired value while the cuirent 14 defines the actual value.
  • the sensing or detection of the actual value is done by means of the voltage-to-current converter 5 that senses voltage differences between the nodes C and A, and converts these voltage differences to three proportional cuirents.
  • the voltage VCA is so controlled that the cuirent 13 and the cuirent 14 balance each other. If the voltage VCA diminishes, e.g. when the RING wire voltage is pulled down, the cu ⁇ ent 14 will increase and the voltage of the nodes B and C will be pushed down. The opposite takes place when the RING wire voltage is pulled up.
  • the impedance in the node B is high, ideally as two opposite cu ⁇ ent sources. In Fig. 1, the resistor RB represents that impedance.
  • control cu ⁇ ents from the voltage-to-cuirent converter 5 to the cu ⁇ ent amplifiers 2, 3 are used to indirectly detect the line current IL and compare it with a predetermined threshold value. It should be pointed out that, of course, it is possible to instead detect the line current directly, e.g. by directly detecting the cuirent in the two-wire transmission line or in the current supply terminals of the current amplifiers 2, 3.
  • the line current at a certain line voltage can be determined since every value of the line current corresponds to a specific line voltage.
  • a PNP transistor can be used instead of the voltage regulator 4 and the diode Dl shown in Fig. 1, a PNP transistor can be used.
  • the PNP transistor (not shown) would then be connected with its emitter to the node C, with its collector to the batteiy VBAT, and with its base to the node B.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Interface Circuits In Exchanges (AREA)
  • Devices For Supply Of Signal Current (AREA)
  • Direct Current Feeding And Distribution (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Cable Accessories (AREA)
  • Solid-Sorbent Or Filter-Aiding Compositions (AREA)

Abstract

To reduce power losses in a SLIC (1) comprising first and second current amplifiers (2, 3) supplying line current to respective wires (TIP, RING) of a two-wire transmission line to a load (RL), a line current detector (5, 6, 7, RB) detects line currents below a threshold value. For line currents above the threshold value, the second amplifier (3) is supplied from a first battery (VB2) with a substantially constant voltage. A voltage regulator (4) is connected with its output terminal to the second amplifier (3), with its current supply terminal to a second battery (VBAT) of higher absolute voltage than said first battery (VB2), and with its input terminal to the detector (5, 6, 7, RB). In response to line currents below said threshold value, the detector (5, 6, 7, RB) outputs control signals proportional to the detected line currents to control the output terminal of the voltage regulator (4) to supply the second amplifier (3) as well as the load (RL) from the second battery (VBAT).

Description

AN ARRANGEMENT TN A SUBSCRIBER LINE INTERFACE CIRCUIT
TECHNICAL FIELD
The invention relates generally to subscriber line interface circuits and more specifically to an arrangement in a subscriber line interface circuit for switching the line cuπent between two different DC voltage sources to reduce power losses in the subscriber line interface circuit.
BACKGROUND OF THE INVENTION A subscriber line interface circuit (SLIC) that is to drive a two-wire transmission line to a load, has a feed characteristic such that the line voltage and the line current are functions of the line load.
When the line is open, i.e. in an on-hook condition of the load, the line is supplied with a maximum voltage at the same time as the cuπent is zero. In a manner known per se, a supply voltage, that is somewhat higher than the required line voltage, has to be available to the SLIC.
When the line is loaded, i.e. in an off-hook condition of the load, the line voltage will decrease and the line cunent will increase in response to the line resistance plus the load resistance.
The difference between the supply voltage and the line voltage will be applied across the SLIC. The current through the SLIC and the voltage across the same will cause power losses in the SLIC.
The power loss in the SLIC reaches its maximum for short lines, i.e. for low values of line resistance plus load resistance.
In some applications, e.g. so-called NT (Network Terminal) and TA (Terminal Adapter) applications, the lines are extremely short. To keep the power losses low, these short lines should be supplied with as low supply voltages as possible. At the same time, there is a requirement to supply a considerably higher voltage when the line is open, since there may be equipment that needs this higher voltage in order to detect an on-hook condition of the load.
There are solutions where two supply voltages are applied to the SLIC, namely one battery voltage of a lower absolute value to sink the line cuπent in an off-hook condition of the load, and one battery voltage of a higher absolute value to sink the line current in an on-hook condition of the load.
By current-limiting the higher battery in different ways, it has been attempted to control the current to or from that battery.
Another way is to switch the cuπent to the higher batteiy by means of an internal or external switch when the current has reached a suitable value.
When the cuπent is switched, it is required that the decision level for switching has a hysteresis. Otherwise, one can end up in a situation where the switch just goes on switching between the batteries. Moreover, switching between different voltages results in a step function change of the supply voltage to the SLIC, which causes disturbances.
SUMMARY OF THE INVENTION The object of the invention is to eliminate the problems with the known solutions.
This is attained in that two batteries are connected to the SLIC in accordance with the invention.
One battery of lower absolute value than the other batteiy is connected to the cathode of a diode whose anode is connected to a voltage regulator connected so that it can be controlled by a control signal. Upon a control signal, the voltage regulator can sink current to the batteiy of higher absolute value.
When the line voltage is lower than the value of the lower batteiy, the line current flows to the interconnection point between the diode and the voltage regulator and via the diode to the lower batteiy. When the load of the line increases, the line voltage will increase and the line current will decrease. At a certain line current threshold, a control signal will be sent to the voltage regulator so that it begins to sink line current to the higher batteiy. The diode that is connected to the lower batteiy, will be reverse biased and all line cuirent flows via the voltage regulator to the higher batteiy.
If the line voltage continues to increase, the control signal will cause the output terminal of the voltage regulator to follow it accordingly. The output terminal of the voltage regulator will continue to follow line voltage changes until the voltage on its output terminal comes close to the value of the higher batteiy. There, the voltage regulator will be locked and the line cuπent will be reduced to zero when the line voltage has reached the on-hook voltage.
In this manner, the line cuπent is restricted to the higher batteiy so that the power losses will be as small as possible. At the same time, the requirements on a high on- hook voltage will be fulfilled. An oscillation, where the line cuirent alternately is switched between the higher and the lower batteiy, is avoided in that there will be a defined feed characteristic for line cuπents in the range below the switching threshold.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention will be described more in detail below with reference to the appended drawings, on which Fig. 1 illustrates one embodiment of the invention, and Figs. 2A and 2B are diagrams illustrating the operation of the embodiment in Fig. 1. DETAILED DESCRIPTION OF THE INVENTION
In an off-hook condition, each SLIC has a fixed line load depending on the length of the line and its load. In an on-hook condition, the load is, in principle, infinite. The operating range of the invention lies between these two conditions. In the following description, the line load will be varied from zero Ω to infinity.
Fig. 1 illustrates an embodiment of an aπangement in accordance with the invention.
In a SLIC 1 , two current amplifiers 2, 3 are connected with their output terminals to respective wires TIP and RING of a two-wire transmission line to a load RL.
The current amplifier 2 connected with its output terminal to the TIP wire, is connected with its cuπent supply terminal to ground.
The current amplifier 3 connected with its output terminal to the RING wire, is connected with its current supply terminal to a node C between anodes of two diodes Dl , DB2. The cathode of the diode DB2 is connected to a DC voltage source or VB2, e.g. a batteiy, and the cathode of the diode D l is connected to an output terminal of a voltage regulator 4. The voltage regulator 4 is connected with its cuπent supply terminal to a DC voltage source VBAT, e.g. a batteiy, of higher absolute voltage value than the batteiy VB2. The input terminal of the voltage regulator 4 is connected to a node B. A cuirent source 6 generating a cuπent I I is connected in parallel with a resistor RB between the node B and ground, to supply a cuπent 13 to the node B.
A transistor Q l is connected with its emitter to the node B, with its collector to the batteiy VBAT and with its base to a node A.
The output terminal of the cuirent amplifier 3, i.e. the RING wire, is connected to the node A via a voltage source 8 generating a voltage VI between the RING wire and the node A. A voltage-to-current converter 5 is connected with its positive input terminal to the node A, with its negative input terminal to the node C, with a first current output terminal to the input terminal of the cuirent amplifier 2, with a second current output terminal to the input teiminal of the cuirent amplifier 3, and with a third current output teπninal to a node D. The node D is connected to the battery VBAT via a current source 7 that generates a cuirent 12.
The node D is also connected to the cathode of a diode D2, whose anode is connected to the node B. A cuπent 14 will flow through the diode D2.
If RL = 0 Ω, a line cuirent IL will flow through the load RL. The line cuirent is supplied from ground via the cuπent amplifier 2 through the load RL and via the c rent amplifier 3 to the node C under control of the respective output currents from the voltage-to-current converter 5. From the node C, the cuirent IL will flow to the batteiy VB2 through the diode DB2.
The voltage on the TIP wire is constantly maintained at a negative voltage VTG in order to keep the cuirent amplifier 2 from becoming saturated.
The voltage source 8 is connected with its positive terminal to the RING wire and with its negative terminal to the node A, to generate the voltage VI between the RING wire and the node A.
The transistor Q l connected with its base to the node A and with its emitter to the node B, contiols the voltage regulator 4. The emitter of the tiansistor Ql is supplied with current from the cmrent source 6. The resistor RB, connected in parallel with the cuirent source 6, has veiy high impedance. The voltage across the resistor RB generates a cuirent that together with the cuirent 11 from the cuirent source 6 forms the cuπent 13 that flows through the tiansistor Q 1 to the batteiy VBAT. The output terminal of the voltage regulator 4 is controlled to a certain voltage value that is negative relative to the voltage on the RING wire, and is set by the voltage VI generated by the voltage source 8 minus the emitter-base voltage across the transistor Q l.
Thus, the voltage on the output terminal of the voltage regulator 4 follows the voltage on the RING wire.
The diode D l connected with its anode to the node C and with its cathode to the output terminal of the voltage regulator 4, is supposed to be an ideal diode, i.e. it has a high breakdown voltage and no forward voltage drop.
When RL = 0, the RING wire will be at the same voltage as the TIP wire. The output terminal of the voltage regulator 4 will then be at about the voltage V I below the RING wire voltage.
Thus, the diode D l will be reverse biased since the node C will be at a diode voltage above the batteiy voltage VB2.
The voltage-to-current converter 5 is connected with its positive input terminal to the node A and with its negative input terminal to the node C. In Fig. 1, the voltage difference between the positive input terminal and the negative input terminal is denoted VCA.
On the three cuirent output terminals of the voltage-to-cuπent converter 5, currents proportional to the conversion factor of the voltage-to-cuπent converter 5 are supplied to the cuirent control input terminals of the cuirent amplifiers 2 and 3 as well as to the node D. The cuirent amplifiers 2, 3 have gains g and -g, respectively. The currents that are supplied to the input terminals of the cuirent amplifiers 2 and 3 are amplified by the respective cuirent amplifier 2, 3 and form the line cuirent IL. From the current supplied by the voltage-to-cuιτent converter 5 to the node D, the cuirent source 7 draws the cuirent 12. When RL = 0, the cuirent from the voltage-to-cuπent converter 5 to the node D is larger than 12. As long as the cuirent 12 is smaller than the current from the voltage-to-cuιτent converter 5 to the node D, no cuirent is drawn through the diode D2 interconnected between the nodes D and B, i.e. 14=0.
Thus, the voltage VCA will set the line cuirent IL.
When RL = 0, the voltage VCA will be the voltage in the node A minus the voltage in the node C. The voltage in the node A relative to ground will be set by VTG minus |VRL| that is zero, minus |V11.
The node C is constantly clamped to a voltage coiresponding to a diode voltage above VB2. Thus, the voltage VCA is at a maximum when RL = 0. This is also the voltage at hand to feed the line. If RL increases, this voltage has to be distributed between VLR and VCA, since VTG and V I are constant. When RL increases, the voltage VRL will increase. Therefore, the voltage on the RING wire will be pushed down towards the voltage VB2. The voltage on the TIP wire stays fixed. The voltage in the node A, that follows the voltage on the RING wire will drop down by the same amount. The same is true for the voltage on the output terminal of the voltage regulator 4. The voltage of the node C is fixed, which causes the voltage VCA to drop.
From Fig. 2A, it is apparent how the distance between the nodes A and C diminishes up to the point VRL 1.
The output cuirents from the voltage-to-cuπent converter 5 also diminishes, and thereby also the line cuirent IL as well as the cuirent to the node D.
From Fig. 2B, it is apparent that the line cuirent IL diminishes at the same time up to the line voltage VRL 1.
If RL continues to increase, this will cause IL to be further reduced. Finally, the cuirent from the voltage-to-cuirent converter 5 to the node D will be less than the current 12 drawn by the cuirent source 7.
Now, the current 14 will be drawn through the diode D2 from the node B. The current through the emitter of the transistor Q l will be reduced by the same amount as drawn by the cuirent 14.
In Fig. 2A, we are now getting closer to the voltage VRL l . The voltage in the node B will be pulled down towards the voltage of the node C.
At a certain value of RL, i.e. at a certain value of the load cuπent IL, the current 14 drawn from the node B will be equal to the cuirent 13. The emitter current of the tiansistor Ql will now be zero. The emitter voltage collapses and the input terminal of the voltage regulator 4 will be pulled down so that the diode D l will be forward biased and the line cuπent will flow into the voltage regulator 4. At the same time, the diode DB2 will be reverse biased. The voltage regulator 4 will sink the line cuirent IL to the battery VBAT.
In Fig. 2B, it is indicated that, at the line voltage VRL l , the line cuirent IL is moved from the batteiy VB2 to the batteiy VBAT.
Up to now, the power in the SLIC has been generated between ground and the voltage of the batteiy VB2. By determining in this manner at which value of the line current IL, a switch to the batteiy VBAT should be made, the power generation in the SLIC can be optimized. The batteiy VBAT can never sink more cuirent than the cuirent that has been chosen as threshold.
By choosing suitable values for the cuirents 13 and 12, this switching of the line current IL can be programmed to take place at a fixed IL value. When RL increases, the line cuirent IL will for a moment remain at the previous value. The voltage VRL across RL will increase and the voltage of the RING wire and the node A will be pushed down by the same amount. The same is true for the positive input terminal of the voltage-to-cunent converter 5. The voltage in the node C will remain, which causes the voltage VCA to diminish. The output currents from the voltage-to-current converter 5 will also diminish. When the current into the node D diminishes, the cuπent 14 through the diode D2 increases. The voltage in the node B is pulled down and thereby, also the voltage on the output terminal of the voltage regulator 4 is pulled down. The voltage in the node C that follows the output voltage of the voltage regulator 4 is also pulled down and the voltage VCA begins to increase. Hereby, the output cuirents from the voltage-to-cuirent converter 5 increase. When the cuirent into the node D increases, the cuirent 14 through the diode D2 decreases. The decrease of the voltage in the node B will stop as will the voltage in the node C. When eveiything is stabilized, the voltage VRL has increased and the voltage in the node C has been moved by the same amount.
Thus, a control system is obtained where the voltage in the node C follows all changes of the voltage across the load RL.
The cuirent 13 sets the desired value while the cuirent 14 defines the actual value.
The sensing or detection of the actual value is done by means of the voltage-to-current converter 5 that senses voltage differences between the nodes C and A, and converts these voltage differences to three proportional cuirents. Thus, different cuirents will be supplied to the node D in response to these voltage differences. The voltage VCA is so controlled that the cuirent 13 and the cuirent 14 balance each other. If the voltage VCA diminishes, e.g. when the RING wire voltage is pulled down, the cuπent 14 will increase and the voltage of the nodes B and C will be pushed down. The opposite takes place when the RING wire voltage is pulled up. The impedance in the node B is high, ideally as two opposite cuπent sources. In Fig. 1, the resistor RB represents that impedance. If node B is changed from a voltage point of view, the current 13 is also changed. To balance this, the cuirent 14 has to be changed. The voltage VCA is changed and thereby IL is changed. Thus, another feed characteristic is generated with a considerably higher conversion factor than the previous. If RB is veiy high, this means that the cuirent change on the line is small relative to the changed voltage. This can be seen in Fig. 2B, where the cuirent is shown as an almost constant cuirent. However, the current has a resistive slope, which is important in order to avoid oscillations where the line cuπent is alternately switched between the two batteries. This could take place for values of RL where the line cuirent is below the switching value.
If RL continues to increase, the voltages on the RING wire, as well as in node A, node B and node C will move downwards by the same amount towards VBAT. VBAT will sink the line cuirent. In the end, the cuirent source 7 will be saturated but will continue to sink the cuirent 14=13 through the diode D2. In principle, the node D will be at the same voltage as VBAT. The voltage in the node B will stop at about a diode voltage above VBAT. When RL now increases, the nodes B and C cannot move downwards any more and the control loop will be broken. The voltage VCA diminishes and the same is true for the output cuirents from the voltage-to-cuπent converter 5. The line current IL is reduced, as apparent from Figs. 2A and 2B at the voltage VRL2.
When RL = co, i.e. in an on-hook condition, the output cuirents of the voltage-to- current converter 5 has been fully extinguished. Therefore, IL is zero and the voltage VRL is determined by |VBAT| minus |VTG| minus the voltage between the RING wire and VBAT. The voltage between the RING wire and VBAT is set by the voltage in the node C that is set by the voltage in the node D plus the diode voltage across the diode D2, plus the voltage VCA that is zero, plus the voltage |V 1 |.
In the embodiment described above with reference to Fig. 1, the control cuπents from the voltage-to-cuirent converter 5 to the cuπent amplifiers 2, 3 are used to indirectly detect the line current IL and compare it with a predetermined threshold value. It should be pointed out that, of course, it is possible to instead detect the line current directly, e.g. by directly detecting the cuirent in the two-wire transmission line or in the current supply terminals of the current amplifiers 2, 3.
With knowledge of the conversion factor of the voltage-to-current converter, the line current at a certain line voltage can be determined since every value of the line current corresponds to a specific line voltage. Thus, it is possible to indirectly determine the line current by sensing the line voltage.
Instead of the voltage regulator 4 and the diode Dl shown in Fig. 1, a PNP transistor can be used. The PNP transistor (not shown) would then be connected with its emitter to the node C, with its collector to the batteiy VBAT, and with its base to the node B.
As should be apparent from the above, by means of the airangement according to the invention, it will be possible to reduce the power losses in a SLIC.

Claims

1. In a subscriber line interface circuit (1) comprising a first and a second current amplifier (2, 3) connected with their output terminals to respective wires (TIP, RING) of a two-wire transmission line to a load (RL), wherein the first cuirent amplifier (2) is connected with its cuirent supply terminal to ground, an airangement for automatically switching the current supply terminal of the second current amplifier between different DC voltage sources to reduce power losses in the subscriber line interface circuit (1), characterized in - that a line current detecting device (5, 6, 7, RB) is connected to detect line currents below a threshold value,
- that the current supply terminal of the second current amplifier (3) is connected to an output terminal (C) of a voltage regulator (4), and, via a diode (DB2), to a first battery (VB2) to normally be supplied from said first batteiy (VB2) with a substantially constant voltage for line cuπents above the threshold value,
- that the voltage regulator (4) is connected with its cuirent supply terminal to a second battery (VBAT) of higher absolute voltage than said first batteiy (VB2), and with its input terminal to an output terminal (B) of the line cuπent detecting device (5, 6, 7, RB), - that the line current detecting device (5, 6, 7, RB), in response to line currents below said threshold value, is adapted to output control signals that are proportional to the detected line cuπents to control the output terminal (C) of the voltage regulator (4) to voltages to reverse bias the diode (DB2) and to supply the current supply terminal of the second current amplifier (3) as well as the load (RL) with a unique voltage for every value of the line current below said threshold value.
2. The airangement as claimed in claim 1 , characterized in that, to detect line currents below a threshold value, the line cuirent detecting device (5, 6, 7, RB) is connected to detect control currents to the first and the second cuirent amplifier (2, 3).
3. The arrangement as claimed in claim 1, characterized in that, to detect line currents below a threshold value, the line cuirent detecting device is connected to directly detect the currents on the line.
4. The arrangement as claimed in claim 1, characterized in that, to detect line currents below a threshold value, the line cuirent detecting device is connected to detect supply currents to said first and/or second cuirent amplifier (2, 3).
5. The aπangement as claimed in claim 1, characterized in that, to detect line currents below a threshold value, the line current detecting device is adapted to sense the line voltage.
6. The arrangement as claimed in any of claims 1 - 5, characterized in that the output terminal of the voltage regulator (4) is connected to the cuirent supply terminal of the second cuirent amplifier (3) via a second diode (D l).
7. The airangement as claimed in any of claims 1 - 5, characterized in that the voltage regulator is a PNP transistor that is connected with its emitter to the current supply terminal of the second cuirent amplifier, with its collector to the second battery, and with its base to the output terminal of the line cuirent detecting device.
PCT/SE2000/001916 1999-10-04 2000-10-04 An arrangement in a subscriber line interface circuit WO2001026354A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE60027450T DE60027450T2 (en) 1999-10-04 2000-10-04 DEVICE IN A SUBSCRIBER CONNECTION
AU79784/00A AU7978400A (en) 1999-10-04 2000-10-04 An arrangement in a subscriber line interface circuit
EP00970394A EP1222803B1 (en) 1999-10-04 2000-10-04 An arrangement in a subscriber line interface circuit
JP2001529192A JP2003511915A (en) 1999-10-04 2000-10-04 Structure in the subscriber line interface circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9903567A SE514853C2 (en) 1999-10-04 1999-10-04 Device in a subscriber line circuit
SE9903567-7 1999-10-04

Publications (1)

Publication Number Publication Date
WO2001026354A1 true WO2001026354A1 (en) 2001-04-12

Family

ID=20417239

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE2000/001916 WO2001026354A1 (en) 1999-10-04 2000-10-04 An arrangement in a subscriber line interface circuit

Country Status (11)

Country Link
US (1) US6498849B1 (en)
EP (1) EP1222803B1 (en)
JP (1) JP2003511915A (en)
KR (1) KR100571016B1 (en)
CN (1) CN1227888C (en)
AT (1) ATE324007T1 (en)
AU (1) AU7978400A (en)
DE (1) DE60027450T2 (en)
SE (1) SE514853C2 (en)
TW (1) TW432824B (en)
WO (1) WO2001026354A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100408739B1 (en) * 2001-12-04 2003-12-11 엘지이노텍 주식회사 Analog slic circuit for board of switch board subscriber

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7925005B2 (en) * 2006-10-23 2011-04-12 Silicon Laboratories, Inc. Longitudinal balance calibration for a subscriber line interface circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5737411A (en) * 1994-12-29 1998-04-07 Advanced Micro Devices Inc. Battery switching in a telephone subscriber line interface circuit
WO1999026348A2 (en) * 1997-11-18 1999-05-27 Nokia Networks Oy Subscriber line interface circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE503646C2 (en) * 1994-11-10 1996-07-22 Ericsson Telefon Ab L M Automatic switching device
US6233335B1 (en) * 1998-05-15 2001-05-15 Intersil Corporation Battery switching subscriber loop interface circuit
US6301358B1 (en) * 1998-05-29 2001-10-09 Avaya Technology Corp. Dual-slope current battery-feed circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5737411A (en) * 1994-12-29 1998-04-07 Advanced Micro Devices Inc. Battery switching in a telephone subscriber line interface circuit
WO1999026348A2 (en) * 1997-11-18 1999-05-27 Nokia Networks Oy Subscriber line interface circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100408739B1 (en) * 2001-12-04 2003-12-11 엘지이노텍 주식회사 Analog slic circuit for board of switch board subscriber

Also Published As

Publication number Publication date
TW432824B (en) 2001-05-01
CN1227888C (en) 2005-11-16
US6498849B1 (en) 2002-12-24
ATE324007T1 (en) 2006-05-15
EP1222803B1 (en) 2006-04-19
SE9903567D0 (en) 1999-10-04
SE514853C2 (en) 2001-05-07
DE60027450D1 (en) 2006-05-24
SE9903567L (en) 2001-04-05
KR20020044156A (en) 2002-06-14
JP2003511915A (en) 2003-03-25
EP1222803A1 (en) 2002-07-17
CN1377553A (en) 2002-10-30
DE60027450T2 (en) 2006-11-30
AU7978400A (en) 2001-05-10
KR100571016B1 (en) 2006-04-13

Similar Documents

Publication Publication Date Title
JPH0713803B2 (en) Battery feed integrated circuit
US4322586A (en) Transformerless line interface circuit
JPH0695715B2 (en) DC voltage supply circuit
EP0088777A1 (en) Balanced current multiplier circuit for a subscriber loop interface circuit
US6233335B1 (en) Battery switching subscriber loop interface circuit
US6229291B1 (en) Current sharing control system of power supply and output voltage sensing circuit
EP1222803B1 (en) An arrangement in a subscriber line interface circuit
US20070047729A1 (en) Subscriber Line Interface Circuit (SLIC) Including A Transient Output Current Limit Circuit And Related Method
US4485341A (en) Current limiter circuit
US4800586A (en) Compensation circuit for use with an integrating amplifier
WO1988000420A1 (en) Method and apparatus for feeding power to a telephone line
US4423292A (en) Detector circuit for communication lines
KR930002108B1 (en) Power circuit for telephone apparatus
US5768342A (en) Telephone system loop current detector
US4631362A (en) Low resistance origination scan circuit
KR100615133B1 (en) Subscriber line interface circuit which automatically adjusts the signal headroom on a telephone line and a method of doing the same
CA2342557C (en) Constant current line circuit with class features
JP2004198143A (en) Current detection device
CA1139470A (en) Transformerless line interface circuit
US7130416B2 (en) Subscriber line interface circuit
SE506296C2 (en) Method and apparatus for generating a ring signal
SE448662B (en) SHUNTS VOLTAGE CONTROL CIRCUIT AND USE OF THE SAME IN A PHONE CONNECTOR DEVICE
EP0928533B1 (en) Arrangement in a subscriber line interface circuit
JP2621418B2 (en) Telephone
JPH0259677B2 (en)

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2000970394

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 008138362

Country of ref document: CN

Ref document number: 1020027004297

Country of ref document: KR

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 529192

Kind code of ref document: A

Format of ref document f/p: F

WWP Wipo information: published in national office

Ref document number: 1020027004297

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2000970394

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWG Wipo information: grant in national office

Ref document number: 1020027004297

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 2000970394

Country of ref document: EP