WO2000070681A1 - Improved rf power transistor - Google Patents

Improved rf power transistor Download PDF

Info

Publication number
WO2000070681A1
WO2000070681A1 PCT/SE2000/000943 SE0000943W WO0070681A1 WO 2000070681 A1 WO2000070681 A1 WO 2000070681A1 SE 0000943 W SE0000943 W SE 0000943W WO 0070681 A1 WO0070681 A1 WO 0070681A1
Authority
WO
WIPO (PCT)
Prior art keywords
resistor
emitter
integrated
transistor
silicon bipolar
Prior art date
Application number
PCT/SE2000/000943
Other languages
French (fr)
Inventor
Ted Johansson
Original Assignee
Telefonaktiebolaget Lm Ericsson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget Lm Ericsson filed Critical Telefonaktiebolaget Lm Ericsson
Priority to CA002373752A priority Critical patent/CA2373752A1/en
Priority to EP00931832A priority patent/EP1186040A1/en
Priority to AU49650/00A priority patent/AU4965000A/en
Priority to KR1020017014395A priority patent/KR20020000804A/en
Priority to JP2000619032A priority patent/JP2003500836A/en
Publication of WO2000070681A1 publication Critical patent/WO2000070681A1/en
Priority to HK02107353.4A priority patent/HK1046060A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/647—Resistive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the invention is related to silicon bipolar RF-power transistors, particularly discrete transistors using high voltage supply for use in cellular base stations, TV- transmitters etc.
  • Bipolar transistors for high-frequency power amplification are widely used in output parts of communications system.
  • High-frequency transistors were first fabricated in germanium in late fifties but were soon replaced by silicon bipolar transistors in the beginning of the sixties, and have since then dominated the RF-power area [1].
  • bipolar transistors are dominating in the base station output amplifiers, and can deliver great performance up to at least 2 GHz and 100 W output power, with good stability, availability and price.
  • Other technologies of choice for this class of applications are GaAs MESFETs and laterally diffused MOS-transistors (LD- MOS).
  • LD- MOS laterally diffused MOS-transistors
  • Power transistors are especially designed to deliver high output power and high gain. Manufacturing process, device parameters, layouts and package have been carefully tuned for this purpose. The devices need to meet numerous detailed requirements for breakdown voltages, DC gain or transconductance, capacitance, RF gain, ruggedness, noise figure, input/ output impedance, distortion etc. The operating frequency range from several hundred MHz into the GHz region. Power transistors operate at large signal levels and high current densities. About 1 W output power is a starting level where special considerations have to taken into account, and may serve as a loose definition of a power device, compared to a "normal", IC-type of transistor.
  • a bipolar transistor is usually designed using only one n-type (i.e. NPN) device on a single die.
  • a collector layer (n ⁇ epi) is epitaxially deposited on an n + substrate.
  • the base and emitter are formed by diffusion or ion implantation at the top of the epitaxial layer.
  • the output power requirements range up to several hundred watts, sometimes even kilowatts, and the high output power is achieved by paralleling many transistor cells on a single die, and paralleling several dies in a package.
  • the packages often have large gold-plated heat sinks to remove heat generated by the chip.
  • the BVCEO collector- emitter breakdown voltage with open base
  • Vcc 24-28 V supply voltage is a common range for this class of devices.
  • a well-known empirical formula for the relationship of the transistor breakdown voltages and the current gain, ⁇ or IIFE, states (also see reference [2]):
  • BVCBO is the collector-base breakdown voltage with open emitter
  • n is an empirical constant, usually between 2.5 and 4.5, related to the nature of the BC-junction breakdown.
  • BVCBO will be constant, and then BVCEO and ⁇ are directly correlated: higher ⁇ gives lower BVCEO.
  • n can be improved by different doping profile tricks, to ensure that nature of the BVCBO is as close as possible to the one-dimensional junction case.
  • the doping of the collector layer should be selected as high as possible, thus suppressing high current phenomena, such as the Kirk effect.
  • a highly doped collector layer also has the advantage of having a smaller depletion region, which makes it possible to select a thinner epi layer, with less parasitic resistance and better high- frequency performance, without being limited by thickness-limited breakdown.
  • the problem is that increased collector doping inevitably leads to a low BVCBO and thus a low BVCEO , according to equation (1).
  • the power gain Gp can be described by the following relationship (also see reference [3]):
  • BVCER instead of BVCEO.
  • a small resistor is connected between the base and emitter when designing the amplifier, to assure that the base is never fully open. If the resistor is small enough, BVCER will approach BVCES, which is close (slightly lower) to BVCBO. The characteristics for the different collector breakdown voltages are shown in Figure 2.
  • a method according to the present invention is set forth by the independent claim 1 and the dependent claims 2 - 5. Further a transistor device according to the present invention is set forth by the independent claim 6 and further embodiments are set forth by the dependent claims 7 - 10.
  • FIG. 1 illustrates the power (RF) gain at 1 GHz as a function of the DC gain hFE and fmax;
  • FIG. 2 illustrates characteristics for the different collector breakdown voltages
  • FIG. 3 illustrates schematically a first possibility of an external or integrated BE-resistor
  • FIG. 4 illustrates schematically a second possibility of a fully integrated BE-resistor
  • FIG. 5 illustrates a typical RF-power transistor layout
  • FIG. 6 is a cross section of the RF-power transistor shown in FIG. 5;
  • FIG. 7 illustrates in accordance with the present invention the adding of a BE-resistor into the layout according to FIG. 5.
  • a typical bipolar transistor layout is shown in Figure 5.
  • the transistor structure is vertical with the collector contact on the silicon substrate's backside.
  • the cross- section of the upper part of the structure is shown in Figure 6.
  • the majority of modern RF bipolar power transistors of today contains a large number of paralleled transistor segments to obtain a high power capacity by distributing a large amount of current, reducing parasitics and providing heat spreading.
  • the most common layout scheme, the inter- digitated layout consists of alternating fingers of base and emitter regions in parallel, connected by ribbons of metalization on top of the silicon.
  • a typical transistor cell layout with an active area 4 is demonstrated in Figure 5.
  • Reference number 2 indicates a base terminal bonding pad and 3 indicates the emitter terminal bonding pad while as already noted the backside of the substrate forms the collector terminal pad.
  • Figure 6 illustrates a more detailed schematic cross section of a typical interdigitated cell of Figure 5.
  • Reference number 11 refers to a p-type base layer on top of an n ⁇ epi substrate material 12.
  • n + doped emitter area 13 In the base region material is seen an n + doped emitter area 13 and two p + doped base contact areas 10.
  • the base contact areas 10 are further contacted by metalizations 21 and the emitter contact area 13 is further contacted by a metalization 22. Pairs of the emitter metalizations are then combined by the forked terminal fingers 7 illustrated in Figure 5.
  • the metalized fingers 7 are via ballast resistors 8 connected to the emitter terminal bonding pad 3.
  • the base metalizations are combined for connecting to the base terminal bonding pad 2 at the upper portion of the structure according to Figure 5.
  • Figures 5 and 6 demonstrate the use of a common silicon planar technology.
  • the pitch defined as the emitter-to-base periodic distance is of the order 4-5 ⁇ m and the emitter and base openings are typically 1 to 1.5 ⁇ m wide.
  • a silicide, e.g. PtSi, is often used in the emitter and base openings to lower the contact resistance and thus the parasitic base resistance.
  • a multi-layered TiW/TiW(N)/TiW barrier may be used in accordance to the metalization scheme for microcircuit interconnections disclosed in our U.S. Patent No. 5,821,620, which is hereby incorporated by reference [5]. There is no inter-device isolation and the whole silicon substrate constitutes the collector.
  • Figures 3 and 4 show the circuit diagram for the semiconductor die with integrated RBE, indicating two different possibilities, where circuitry of Figure 3 will correspond to the preferred solution today with an external resistor.
  • FIG. 7 An example how to add the BE-resistor 20 is demonstrated in Figure 7.
  • the resistor is connected to the base and emitter metalization, at least on one side, but preferably on both sides of the array structure (left and right side in Figure 5).
  • the embodiment of Figure 7 represents the circuit of Figure 3.
  • An integrated resistor on a semiconductor die can be formed using several different methods. The three most common are diffused resistors, polysilicon resistor and metal resistors, e.g. NiCr. Integration of distributed resistors between the active emitter areas and the emitter connection (emitter pad) is necessary for high voltage device operation, emitter ballasting as previously mentioned. Integration of other passive elements, such as capacitors, is also known (Also see reference [4]).
  • the actual BE-resistor is formed by any of the above mentioned methods (diffused, poly, NiCr), but preferably using the same method as the compulsory emitter ballasting resistor.
  • the resistor value will conveniently be selected by the size of the resistor area (size of the square between the terminals) and the doping. It is possible to use the same doping steps as for the ballasting resistor, which is ion-implanted with an adjustable dose, and usually with a mask, which is open only over resistor areas. However, as the ballasting resistor usually requires adjustments during the development phase for a new transistor or new applications, an additional mask for independently selecting the doping level for the BE- resistor (in combination with the layout) is beneficial for engineering purposes.
  • a typical value for the BE-resistor for the layout used in this example is 10 ⁇ .
  • the important benefit is the general protection obtained by the integrated BE resistor, which is always present to assure conditions for maintaining a proper value of BVCER to avoid collector to emitter breakdown.
  • the individual emitter ballast resistors are further provided with a bypass capacitor on the chip for increasing the gain of the RF power transistor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A method for manufacturing a silicon bipolar power high frequency transistor device is disclosed. A transistor device according to the present method is also disclosed. The transistor device assures conditions for maintaining a proper BVCER to avoid collector emitter breakdown during operation. According to the method an integrated resistor (20) is arranged along at least one side of a silicon bipolar transistor (1) on a semiconductor die which constitutes a substrate for the silicon bipolar transistor. The integrated resistor is connected between the base and emitter terminals of the silicon bipolar transistor (1). The added integrated resistor (20) is a diffused p+ resistor on said semiconductor die or a polysilicon or NiCr resistor placed on top of the isolation layers. In an interdigitated transistor structure provided with integrated emitter ballast resistors the added resistor or resistors (20) will be manufactured in a step simultaneously as producing the ballast resistors.

Description

Improved RF Power Transistor
TECHNICAL FIELD The invention is related to silicon bipolar RF-power transistors, particularly discrete transistors using high voltage supply for use in cellular base stations, TV- transmitters etc.
BACKGROUND
Bipolar transistors for high-frequency power amplification are widely used in output parts of communications system. High-frequency transistors were first fabricated in germanium in late fifties but were soon replaced by silicon bipolar transistors in the beginning of the sixties, and have since then dominated the RF-power area [1]. For cellular radio, bipolar transistors are dominating in the base station output amplifiers, and can deliver great performance up to at least 2 GHz and 100 W output power, with good stability, availability and price. Other technologies of choice for this class of applications are GaAs MESFETs and laterally diffused MOS-transistors (LD- MOS). There is a strong driving force to further improve the existing technology, as well as to explore new types of devices, because of the rapidly expanding telecommunications market. Computer tools presently available are not yet capable to predict detailed behavior or performance in real applications, and performance optimization is made using mainly experimental methods.
Power transistors are especially designed to deliver high output power and high gain. Manufacturing process, device parameters, layouts and package have been carefully tuned for this purpose. The devices need to meet numerous detailed requirements for breakdown voltages, DC gain or transconductance, capacitance, RF gain, ruggedness, noise figure, input/ output impedance, distortion etc. The operating frequency range from several hundred MHz into the GHz region. Power transistors operate at large signal levels and high current densities. About 1 W output power is a starting level where special considerations have to taken into account, and may serve as a loose definition of a power device, compared to a "normal", IC-type of transistor.
A bipolar transistor is usually designed using only one n-type (i.e. NPN) device on a single die. A collector layer (n~ epi) is epitaxially deposited on an n+ substrate. The base and emitter are formed by diffusion or ion implantation at the top of the epitaxial layer. By varying the doping profiles, it is possible to achieve different frequency and breakdown voltage characteristics. The output power requirements range up to several hundred watts, sometimes even kilowatts, and the high output power is achieved by paralleling many transistor cells on a single die, and paralleling several dies in a package. The packages often have large gold-plated heat sinks to remove heat generated by the chip.
For the DC-data, the BVCEO (collector- emitter breakdown voltage with open base) is the most limiting parameters, traditionally designed to be higher than Vcc (24-28 V supply voltage is a common range for this class of devices). A well-known empirical formula for the relationship of the transistor breakdown voltages and the current gain, β or IIFE, states (also see reference [2]):
Figure imgf000004_0001
where BVCEO already has been defined, BVCBO is the collector-base breakdown voltage with open emitter, and n is an empirical constant, usually between 2.5 and 4.5, related to the nature of the BC-junction breakdown. For a given epi doping and device design (constant n), BVCBO will be constant, and then BVCEO and β are directly correlated: higher β gives lower BVCEO. n can be improved by different doping profile tricks, to ensure that nature of the BVCBO is as close as possible to the one-dimensional junction case. To obtain a device capable of high output power, the doping of the collector layer should be selected as high as possible, thus suppressing high current phenomena, such as the Kirk effect. A highly doped collector layer also has the advantage of having a smaller depletion region, which makes it possible to select a thinner epi layer, with less parasitic resistance and better high- frequency performance, without being limited by thickness-limited breakdown. The problem is that increased collector doping inevitably leads to a low BVCBO and thus a low BVCEO , according to equation (1).
To obtain a device capable of high power gain, the β must not be too low. The power gain Gp can be described by the following relationship (also see reference [3]):
Figure imgf000005_0001
where β is the zero-frequency gain (IIFE) and fmax is the maximum oscillation frequency, or the frequency where the power gain is equal to unity. A plot of equation (2), I FE versus G , is shown in Figure 1 for different fmax values at f = 1 GHz. From this plot it can be concluded that a high fmax and not too low β are detrimental for a good RF power gain.
Because of the relations between output power via collector doping, power gain via β and BVCEO, if a low BVCEO can be accepted, this will lead to significant improvements of the most important parameters for RF power transistors.
Because of this, data sheets may specify BVCER instead of BVCEO. A small resistor is connected between the base and emitter when designing the amplifier, to assure that the base is never fully open. If the resistor is small enough, BVCER will approach BVCES, which is close (slightly lower) to BVCBO. The characteristics for the different collector breakdown voltages are shown in Figure 2.
As apparent from the previous section, if BVCEO is lower than Vcc, an external resistor, which occupies additional space on a circuit board, must be used to assure safe operation of the device. The value is dependent on the size of the device, and an optimal value may be problematic to find, and requires some experience to not destroy the device while finding the value. If, in any way, the resistor disconnects from the circuit, e.g. during evaluations, bad soldering etc., the transistor may be damaged.
SUMMARY By integrating a resistor on the bipolar RF-power transistor semiconductor die, between base and emitter in accordance to the present invention, it will be assured that the conditions to obtain the BVCER always will be fulfilled.
Therefore, integrating the resistor necessary for BVCER into the semiconductor die results in that the use of transistors with an intrinsic low BVCEO is simplified.
A method according to the present invention is set forth by the independent claim 1 and the dependent claims 2 - 5. Further a transistor device according to the present invention is set forth by the independent claim 6 and further embodiments are set forth by the dependent claims 7 - 10.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention, together with further objects and advantages thereof, may best be understood by making reference to the following description taken together with the accompanying drawings, in which: FIG. 1 illustrates the power (RF) gain at 1 GHz as a function of the DC gain hFE and fmax;
FIG. 2 illustrates characteristics for the different collector breakdown voltages;
FIG. 3 illustrates schematically a first possibility of an external or integrated BE-resistor;
FIG. 4 illustrates schematically a second possibility of a fully integrated BE-resistor;
FIG. 5 illustrates a typical RF-power transistor layout;
FIG. 6 is a cross section of the RF-power transistor shown in FIG. 5; and
FIG. 7 illustrates in accordance with the present invention the adding of a BE-resistor into the layout according to FIG. 5.
DETAILED DESCRIPTION
A typical bipolar transistor layout is shown in Figure 5. The transistor structure is vertical with the collector contact on the silicon substrate's backside. The cross- section of the upper part of the structure is shown in Figure 6.
The majority of modern RF bipolar power transistors of today contains a large number of paralleled transistor segments to obtain a high power capacity by distributing a large amount of current, reducing parasitics and providing heat spreading. The most common layout scheme, the inter- digitated layout, consists of alternating fingers of base and emitter regions in parallel, connected by ribbons of metalization on top of the silicon. A typical transistor cell layout with an active area 4 is demonstrated in Figure 5. Reference number 2 indicates a base terminal bonding pad and 3 indicates the emitter terminal bonding pad while as already noted the backside of the substrate forms the collector terminal pad.
If the bias supply of a transistor is held constant and temperature increases, then Vbe decreases and collector current increases. If there is no other influence, this condition may cause the transistor to go into "thermal run away" wherein a current is reached at which the transistor fails. One method to avoid this is to use a resistor in series with the emitter. As collector current increases Vbe is reduced and therefore the base current is reduced. The best place to locate this emitter resistor is on the silicon chip together with each active transistor in the array. In this manner the inductance in series with the emitter resistor is kept to a minimum. This emitter resistor is mostly referred to as the ballast resistor. In the array of Figure 5 the ballasting in noted by reference number 8.
Figure 6 illustrates a more detailed schematic cross section of a typical interdigitated cell of Figure 5. Reference number 11 refers to a p-type base layer on top of an n~ epi substrate material 12. In the base region material is seen an n+ doped emitter area 13 and two p+ doped base contact areas 10. The base contact areas 10 are further contacted by metalizations 21 and the emitter contact area 13 is further contacted by a metalization 22. Pairs of the emitter metalizations are then combined by the forked terminal fingers 7 illustrated in Figure 5. The metalized fingers 7 are via ballast resistors 8 connected to the emitter terminal bonding pad 3. Correspondingly the base metalizations are combined for connecting to the base terminal bonding pad 2 at the upper portion of the structure according to Figure 5. In the structure according to the cross section of Figure 6 is also seen oxide layers 15 and 16 and a nitride layer 14 as well as a nitride passivation layer 17. Figures 5 and 6 demonstrate the use of a common silicon planar technology. In a typical 1 GHz technology the pitch defined as the emitter-to-base periodic distance is of the order 4-5 μm and the emitter and base openings are typically 1 to 1.5 μm wide. A silicide, e.g. PtSi, is often used in the emitter and base openings to lower the contact resistance and thus the parasitic base resistance. To further ensure a good diffusion barrier between metal and semiconductor material a multi-layered TiW/TiW(N)/TiW barrier may be used in accordance to the metalization scheme for microcircuit interconnections disclosed in our U.S. Patent No. 5,821,620, which is hereby incorporated by reference [5]. There is no inter-device isolation and the whole silicon substrate constitutes the collector.
By integrating a further resistor on the bipolar RF-power transistor semiconductor die, between base and emitter, it will be assured that the conditions to obtain the proper BVCER always will be fulfilled.
Figures 3 and 4 show the circuit diagram for the semiconductor die with integrated RBE, indicating two different possibilities, where circuitry of Figure 3 will correspond to the preferred solution today with an external resistor.
An example how to add the BE-resistor 20 is demonstrated in Figure 7. The resistor is connected to the base and emitter metalization, at least on one side, but preferably on both sides of the array structure (left and right side in Figure 5). The embodiment of Figure 7 represents the circuit of Figure 3.
An integrated resistor on a semiconductor die can be formed using several different methods. The three most common are diffused resistors, polysilicon resistor and metal resistors, e.g. NiCr. Integration of distributed resistors between the active emitter areas and the emitter connection (emitter pad) is necessary for high voltage device operation, emitter ballasting as previously mentioned. Integration of other passive elements, such as capacitors, is also known (Also see reference [4]).
The actual BE-resistor is formed by any of the above mentioned methods (diffused, poly, NiCr), but preferably using the same method as the compulsory emitter ballasting resistor. The resistor value will conveniently be selected by the size of the resistor area (size of the square between the terminals) and the doping. It is possible to use the same doping steps as for the ballasting resistor, which is ion-implanted with an adjustable dose, and usually with a mask, which is open only over resistor areas. However, as the ballasting resistor usually requires adjustments during the development phase for a new transistor or new applications, an additional mask for independently selecting the doping level for the BE- resistor (in combination with the layout) is beneficial for engineering purposes.
There will also be a tighter, quite advanced way to realize the BE-resistor within the transistor structure, at least for a transistor using polysilicon for emitter and base contacts, the resistor then also being polysilicon. In that case, the resistor will be connected corresponding to Figure 4, but care must be taken for not degrading the effect of the RE-ballasting.
When the added BE resistor is diffused p+ on the n~ collector epi, it must be assured that the base/ emitter voltage is always lower than the collector voltage, but this is normally the case. When applying polysilicon or NiCr resistors those are placed on top of the isolation layers 15, 16 (left part of Figure 6), so any voltage relative the collector substrate can be used. These resistors are also beneficial, because the important BC-capacitance is lower than for a diffused resistor.
A typical value for the BE-resistor for the layout used in this example is 10 Ω.
One slight drawback with the solution is that it increases the base-emitter bias current, which will affect the efficiency, e.g. collector efficiency defined as η = PRF,out/PDc,in. The increase is quite small and the devices used in the typical application field are not especially demanding on the efficiency requirements, compared to e.g. devices for low- voltage handheld applications.
However, the important benefit is the general protection obtained by the integrated BE resistor, which is always present to assure conditions for maintaining a proper value of BVCER to avoid collector to emitter breakdown.
In a further embodiment of the present invention utilizing integrated BE resistors in the interdigitated structure, the individual emitter ballast resistors are further provided with a bypass capacitor on the chip for increasing the gain of the RF power transistor.
It will be understood by those skilled in the art that various modifications and changes may be made to the present invention without departure from the scope thereof, which is defined by the appended claims.
REFERENCES [1] H. F. Cooke, "Microwave Transistors: Theory and Design", Proc. IEEE, vol. 59, p. 1163, Aug. 1971.
[2] See e.g. S. M. Sze, in "Physics of Semiconductor Devices", 2nd Ed., p.151, John Wiley & Sons, Inc., 1981.
[3] R. Allison, "Silicon Bipolar Microwave Power Transistors", IEEE Trans. Microwave Theory & Techniques., Vol. MTT-27, No. 5, p. 415, 1979.
[4] T. Johansson, L. Leighton, U.S. Patent No. 5,684,326 issued Nov. 4, 1997.
[5] S.-H. Hong, U.S. Patent No. 5,821 ,620 issued Oct. 13, 1998.

Claims

1. A method for manufacturing a silicon bipolar power high frequency transistor assuring conditions for maintaining a proper BVCER to avoid collector emitter breakdown, characterized by the steps of arranging an integrated resistor (20) along at least one side of a silicon bipolar transistor (1) on a semiconductor die constituting substrate for the silicon bipolar transistor, and connecting the integrated resistor between base (2) and emitter (3) terminals of the silicon bipolar transistor (1).
2. The method according to claim 1, characterized by the further step of creating the integrated resistor as a diffused p+ resistor (20) on the semiconductor die.
3. The method according to claim 1 , characterized by the further step of creating the integrated resistor (20) as a polysilicon or NiCr resistor placed on top of isolation layers.
4. The method according to claim 2 or 3, characterized by the further step of manufacturing the integrated resistor (20) between base (2) and emitter (3) terminals of the silicon bipolar transistor simultaneously as producing at least one emitter ballast resistor (8).
5. The method according to claim 4, characterized by the further step of introducing a bypass capacitor for each at least one emitter ballast resistor (8) integrated in the semiconductor die forming the silicon bipolar transistor (1).
6. A power transistor device assuring conditions for maintaining a proper BVCER to avoid collector emitter breakdown, characterized by an integrated resistor (20) along at least one side of a silicon bipolar transistor (1) in a semiconductor die constituting a substrate for the silicon bipolar transistor, the integrated resistor (20) being connected between base (2) and emitter (3) terminals of the silicon bipolar transistor (1).
7. The power transistor device according to claim 6, characterized in that the integrated resistor (20) is a diffused p+ resistor on the semiconductor die, whereby it is assured that a base/emitter voltage is always lower than the collector voltage.
8. The power transistor device according to claim 6, characterized in that the integrated resistor (20) is a polysilicon or NiCr resistor placed on top of isolation layers.
9. The power transistor device according to claim 6, characterized in that the transistor (1) is an RF power transistor constituting an interdigitated structure provided with integrated emitter ballast resistors (8) preventing thermal run away.
10. The power transistor device according to claim 9, characterized in that the RF power transistor is provided with an integrated bypass capacitor for each integrated emitter ballast resistor (8) for increasing the gain of the RF power transistor.
PCT/SE2000/000943 1999-05-17 2000-05-12 Improved rf power transistor WO2000070681A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
CA002373752A CA2373752A1 (en) 1999-05-17 2000-05-12 Improved rf power transistor
EP00931832A EP1186040A1 (en) 1999-05-17 2000-05-12 Improved rf power transistor
AU49650/00A AU4965000A (en) 1999-05-17 2000-05-12 Improved rf power transistor
KR1020017014395A KR20020000804A (en) 1999-05-17 2000-05-12 Improved rf power transistor
JP2000619032A JP2003500836A (en) 1999-05-17 2000-05-12 Improved high frequency power transistor
HK02107353.4A HK1046060A1 (en) 1999-05-17 2002-10-08 Improved rf power transistor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9901771-7 1999-05-17
SE9901771A SE515836C3 (en) 1999-05-17 1999-05-17 Process for manufacturing a high frequency silicon bipolar transistor and power transistor device

Publications (1)

Publication Number Publication Date
WO2000070681A1 true WO2000070681A1 (en) 2000-11-23

Family

ID=20415606

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE2000/000943 WO2000070681A1 (en) 1999-05-17 2000-05-12 Improved rf power transistor

Country Status (11)

Country Link
US (2) US6340618B1 (en)
EP (1) EP1186040A1 (en)
JP (1) JP2003500836A (en)
KR (1) KR20020000804A (en)
CN (1) CN1352806A (en)
AU (1) AU4965000A (en)
CA (1) CA2373752A1 (en)
HK (1) HK1046060A1 (en)
SE (1) SE515836C3 (en)
TW (1) TW461109B (en)
WO (1) WO2000070681A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7226835B2 (en) * 2001-12-28 2007-06-05 Texas Instruments Incorporated Versatile system for optimizing current gain in bipolar transistor structures
US6841795B2 (en) * 2002-10-25 2005-01-11 The University Of Connecticut Semiconductor devices employing at least one modulation doped quantum well structure and one or more etch stop layers for accurate contact formation
US6974969B2 (en) 2003-01-13 2005-12-13 The University Of Connecticut P-type quantum-well-base bipolar transistor device employing interdigitated base and emitter formed with a capping layer
US6946720B2 (en) * 2003-02-13 2005-09-20 Intersil Americas Inc. Bipolar transistor for an integrated circuit having variable value emitter ballast resistors
DE102004023193B4 (en) * 2004-05-11 2009-11-19 Infineon Technologies Ag Transistor arrangement and manufacturing method thereof
JP2007165492A (en) * 2005-12-13 2007-06-28 Seiko Instruments Inc Semiconductor integrated circuit device
CN101986434A (en) * 2010-12-17 2011-03-16 中国电子科技集团公司第五十五研究所 Transverse bipolar transistor and manufacturing method thereof
CN103730486A (en) * 2013-10-18 2014-04-16 苏州贝克微电子有限公司 Lateral PNP power transistor
CN113161351B (en) * 2021-03-23 2022-03-11 江苏新顺微电子股份有限公司 Device structure of bipolar transistor integrated high-voltage starting resistor and manufacturing method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3597640A (en) * 1969-04-10 1971-08-03 Nat Semiconductor Corp Short circuit protection means for semiconductive circuit apparatus
US4801867A (en) * 1982-12-13 1989-01-31 Sumitomo Electric Industries, Ltd. Monolithic microwave integrated circuit with probing pads
US5684326A (en) * 1995-02-24 1997-11-04 Telefonaktiebolaget L.M. Ericsson Emitter ballast bypass for radio frequency power transistors
EP0810503A1 (en) * 1996-05-14 1997-12-03 Co.Ri.M.Me. Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno An integrated circuit with a device having a predetermined reverse conduction threshold and a thermal compensation device with Vbe multipliers

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5329156A (en) * 1992-12-22 1994-07-12 Spectrian, Inc. Feed bus for RF power transistors
US5414296A (en) * 1992-12-22 1995-05-09 Spectrian, Inc. Venetian blind cell layout for RF power transistor
MY115336A (en) 1994-02-18 2003-05-31 Ericsson Telefon Ab L M Electromigration resistant metallization structures and process for microcircuit interconnections with rf-reactively sputtered titanium tungsten and gold

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3597640A (en) * 1969-04-10 1971-08-03 Nat Semiconductor Corp Short circuit protection means for semiconductive circuit apparatus
US4801867A (en) * 1982-12-13 1989-01-31 Sumitomo Electric Industries, Ltd. Monolithic microwave integrated circuit with probing pads
US5684326A (en) * 1995-02-24 1997-11-04 Telefonaktiebolaget L.M. Ericsson Emitter ballast bypass for radio frequency power transistors
EP0810503A1 (en) * 1996-05-14 1997-12-03 Co.Ri.M.Me. Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno An integrated circuit with a device having a predetermined reverse conduction threshold and a thermal compensation device with Vbe multipliers

Also Published As

Publication number Publication date
SE515836C3 (en) 2001-11-06
KR20020000804A (en) 2002-01-05
US20020036325A1 (en) 2002-03-28
US6483170B2 (en) 2002-11-19
CA2373752A1 (en) 2000-11-23
US6340618B1 (en) 2002-01-22
HK1046060A1 (en) 2002-12-20
SE9901771L (en) 2000-11-18
AU4965000A (en) 2000-12-05
EP1186040A1 (en) 2002-03-13
CN1352806A (en) 2002-06-05
JP2003500836A (en) 2003-01-07
SE9901771D0 (en) 1999-05-17
TW461109B (en) 2001-10-21
SE515836C2 (en) 2001-10-15

Similar Documents

Publication Publication Date Title
JP4322414B2 (en) Semiconductor device
US20060267047A1 (en) Hetero-junction bipolar transistor and manufacturing method of the same
US9105681B2 (en) Method for forming deep silicon via for grounding of circuits and devices, emitter ballasting and isolation
US7067857B2 (en) Semiconductor device having led out conductor layers, manufacturing method of the same, and semiconductor module
US6340618B1 (en) RF power transistor
EP1273042B1 (en) Semiconductor device and method of manufacturing same
US6127716A (en) Heterojunction bipolar transistor and manufacturing method thereof
KR100434659B1 (en) Collector-up rf power transistor
US6239475B1 (en) Vertical bipolar transistor having a field shield between the metallic interconnecting layer and the insulation oxide
JPH11500868A (en) Emitter ballast bypass for radio frequency power transistors
Van Rijs et al. Record power added efficiency of bipolar power transistors for low voltage wireless applications
Berntgen et al. SiGe technology bears fruits
Sawdai et al. Power performance of InGaAs/InP single HBTs
Yuan et al. A 2-watt X-band silicon power transistor
Johansson et al. Inside the RF power transistor
Dekker et al. 77% power added efficiency surface-mounted bipolar power transistors for low-voltage wireless applications
JP2005044956A (en) Semiconductor device
EP1238424B1 (en) Method of making a collector-up bipolar transistor

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00807672.3

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1020017014395

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2373752

Country of ref document: CA

Ref document number: 2373752

Country of ref document: CA

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2000 619032

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2000931832

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020017014395

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2000931832

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWR Wipo information: refused in national office

Ref document number: 1020017014395

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 2000931832

Country of ref document: EP