WO2000058815A1 - Add-on card with automatic bus power line selection circuit - Google Patents

Add-on card with automatic bus power line selection circuit Download PDF

Info

Publication number
WO2000058815A1
WO2000058815A1 PCT/US2000/008549 US0008549W WO0058815A1 WO 2000058815 A1 WO2000058815 A1 WO 2000058815A1 US 0008549 W US0008549 W US 0008549W WO 0058815 A1 WO0058815 A1 WO 0058815A1
Authority
WO
WIPO (PCT)
Prior art keywords
supply line
card
add
voltage
bus
Prior art date
Application number
PCT/US2000/008549
Other languages
French (fr)
Inventor
Jerald K. Alston
Mark L. Craven
Henry Tran
Original Assignee
Qlogic Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qlogic Corporation filed Critical Qlogic Corporation
Priority to AU43284/00A priority Critical patent/AU4328400A/en
Priority to DE60014600T priority patent/DE60014600T2/en
Priority to EP00923105A priority patent/EP1163571B1/en
Priority to KR1020017012673A priority patent/KR100629964B1/en
Priority to JP2000608245A priority patent/JP2002540521A/en
Priority to AT00923105T priority patent/ATE278983T1/en
Priority to CA002367892A priority patent/CA2367892A1/en
Publication of WO2000058815A1 publication Critical patent/WO2000058815A1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4081Live connection to bus, e.g. hot-plugging

Definitions

  • the present invention relates to computer systems More particularly, the present invention relates to voltage supply circuits for add-on cards in PCs and other computer systems. Brief Description of the Related Art
  • PCs Personal Computers
  • expansion slots are typically provided on the host computer's motherboard, and provide access to signal lines of the computer's main bus. Any of a variety of different types of cards can be added to the computer system using the expansion slots, including host adapter boards, network cards, and hardware accelerators.
  • the add-on cards receive power from the host computer's power supply using power supply lines of the main bus.
  • PCI Peripheral Component Interconnect
  • these power supply lines have traditionally provided a voltage level of 5V.
  • manufacturers of PC systems sometimes provide a PCI bus that includes an additional, 3.3V power supply line. When this extra voltage supply level is provided, both 3.3V and 5V type cards can be used within the system.
  • An add-on card for a computer bus that automatically selects the low voltage line available on a bus.
  • the add-on card includes a voltage selection circuit that detects the presence of a low voltage and uses that voltage to supply power to the add-on card.
  • the voltage selection circuit includes a detector for every voltage level that may be supplied on a bus.
  • the voltage selection circuit is constructed such that a voltage regulator for a given voltage level is automatically disabled by a detection of any voltage lower than that voltage but higher than a minimum voltage required for proper operation of the add-on card.
  • the add-on card is preferably used within a computer system having an expansion slot connected to a bus.
  • the bus has a first supply line for supplying a first predetermined voltage and a second supply line for supplying a second predetermined voltage which is higher than the first predetermined voltage.
  • the add on card is adapted to operate properly regardless of whether the respective predetermined voltages are supplied on (1 ) the first supply line only, (2) the second supply line only, or (3) both supply lines
  • the add on card includes a selection circuit which connects to the first and second supply lines.
  • the selection circuit detects the presence of the first predetermined voltage on the first supply line and selects between the nrst and second supply lines as a power source for at least one integrated circuit of the card
  • the selection circuit selects the first supply line as the power source when the detection circuit detects the first predetermine ⁇ voltage on the first power supply line
  • a step down circuit steps down a voltage provided on the second supply line when the second power supply line is selected as the power source
  • the card operates in the following supply voltage configurations 5V only 3 3V only, and 5V/3 3V
  • Figure 1 illustrates one arrangement of a computer system
  • Figure 2 illustrates a computer bus and an add on card constructed in accordance with the present invention
  • Figure 3 is a circuit diagram of an embodiment of the power source selection circuit of the present invention
  • Figure 4 is a logic diagram illustrating an embodiment of the power source selection circuit of the present invention when more than two supply voltage levels may be provided by a bus, and
  • Figure 5 is a circuit diagram of a higher output current embodiment of the power source selection circuit of the present invention
  • FIG. 1 illustrates a typical computer system 100 such as a PC
  • the computer system 100 comprises a central processing unit (CPU) 102 Random Access Memory (RAM) 104 a local bus
  • the computer system of Figure 1 is an example of a configuration using a single bus A network card and any of a variety of other types of cards may additionally be provided
  • the system of Figure 1 may also include an additional expansion bus to communicate with additional I/O devices
  • the CPU 102 is coupled to the RAM 104 as to store data and instructions executed by the CPU
  • the CPU 102 is coupled to the bus 106 to communicate with add on cards coupled to the bus
  • the CPU 102 may alternatively be coupled to the bus 106 by a bridge controller that serves as an interface between a processor bus (not shown) and the bus
  • the video add on card 108 is coupled to a display device 1 16 by a communication line 109
  • the video card may include memory that is used to provide screen refresh information to the display 1 16
  • the sound card 110 is coupled, for example to a pair of speakers 118 120
  • the sound card may include a controller and memory used to process digital sound information and convert it to analog sound that is delivered to the sneakers 118 120
  • the I/O device controller 112 may be an IDE controller a SCSI controller or a Fibre Channel controller
  • the I/O controller card 1 12, also commonly referred to as a host adapter board, may be coupled to one or more I/O devices, such as an array of disk drives 122,
  • the PCI bus specification includes a dual voltage line requirement such that PCI bus manufacturers are required to at least supply a 5V supply line.
  • the manufacturer can optionally provide a 3.3V supply line on a designated pin on the bus.
  • PCI peripherals can exist as chips embedded on a motherboard, as add-on cards, or as external devices with a card interface. Future implementations of the PCI specification may eliminate the 5V supply to enable systems to use lower voltage power supplies.
  • supply levels lower than 3.3V e.g. 2.5V
  • the present invention will facilitate transitions to such new supply levels.
  • FIG. 2 illustrates an add on card that includes a power selection circuit according to the present invention.
  • a power supply 202 of the computer is used to provide power to a pair of lines 206, 208 on the bus 106.
  • Each line may be composed of several physical power traces on the bus that supply the same voltage level. Providing multiple traces permits a higher level of bus current, since each physical trace has a limited current capacity.
  • a first line 206 carries a first potential
  • a second line 208 carries a second potential.
  • the line 204 is a ground potential line.
  • the add-on card interfaces with the bus 106 by an edge connector (not shown) commonly used in the industry.
  • the edge connector includes pins (not shown) that interface with data lines and includes pins 212, 214, and 216 that interface with power supply bus lines 208, 206, and 204, respectively.
  • the line from pin 212 is coupled to a "low voltage potential” input of the power source selection circuit 210.
  • the line from pin 214 is coupled to a "high voltage potential” input of the power source selection circuit 210.
  • the line from pin 216 is coupled to the power source selection circuit 210 ground level input.
  • the power supply lines 212, 214 can have one of three possible voltage configurations, depending upon system design: 5V only, 5V and 3.3V, or 3.3V only. In accordance with the invention, the card supports all three of these voltage configurations without the need to set switches on the card or other manual configuration steps.
  • Data, address, and control pins 220 from the bus connector are associated with data lines 218 which are coupled to an integrated circuit 201.
  • the power source selection circuit 210 includes a voltage level output line 222 providing a predetermined output voltage to an integrated circuit 201, and possibly multiple integrated circuits of the add-on card.
  • the power source selection circuit also provides a ground potential line 224 to the integrated circuit 201. In the preferred PCI implementation, this output voltage is 3.3V
  • the integrated circuit 201 may be a controller ASIC that is used to process I/O commands received by the host adapter add on board
  • FIG 3 is a circuit diagram of the power source selection circuit 210 of Figure 2.
  • the power source selection circuit 210 includes a low voltage input line 212, a high voltage input line 214, a ground input 216, a ground output 224, and a voltage output line 222
  • the voltage output line provides the predetermined voltage level (e g. 3 3V) regardless of which of the three voltage configurations is provided
  • the circuit 210 includes a driver 302 (such as part number LTC1157) that is used as a sensor to detect the presence of the low voltage on the line 212.
  • the driver 302 has an input connected to one end of a pull up resistor 304 and to the inflow eno of an inverter 306 that has an open collector output.
  • the driver 302 has a voltage line connected to the low voltage input 212
  • the driver 302 has an output voltage line coupled to the gates of a pair of switches 310, 312 which are MOSFET switches in the preferred embodiment
  • the switches 310, 312 are coupled to the low voltage line 212 and to the voltage output 222 as to connect the low voltage input line 212 to the voltage output when the switches are on
  • the driver 302, in combination with the switches 310, 312 and the associated components serves as a selection circuit to decide whether the low voltage input line 212 or the high voltage input line 214 is used to provide the output voltage
  • a voltage regulator 308 (e g part number LT1129 3.3) has a voltage input coupled to the high voltage input line 214 and to a positive end of a ground capacitor 316.
  • the shutdown input of the voltage regulator 308 is coupled to the outflow end of the inverter 306 and one end of a pull up resistor 314 A sense input and a voltage output of the voltage regulator 308 are both coupled to the voltage output 222. A positive end of a ground capacitor 318 is coupled to the voltage output 222 The voltage regulator 308 along with the associated components such as the pull up resistor 314 and the ground capacitor 318 serve as a step down circuit which steps down the voltage provided on the high voltage supply line 214
  • the circuit of Figure 3 selects between the power supply lines 212, 214 such that the lowest available supply voltage is used to provide the predetermined output voltage.
  • a 5V/3.3V or 3.3V only configuration causes the 3.3V line 212 to be used, while a 5V only configuration causes the 5V line 214 to be used.
  • the driver 302 is activated such that a gate drive voltage is generated at the switches 310, 312. This causes the switches 310, 312 to turn ON so that the low voltage from line 212 is gated to the voltage output 222.
  • the voltage at the outflow end of the inverter 306 causes the voltage regulator 308 to shut off Therefore, only the low voltage is used to provide the output voltage When the low voltage is not sensed by the driver 302, the voltage at the outflow end of the inverter 306 does not shut down the voltage regulator 308.
  • the voltage regulator 308 then steps down the high voltage level from line 214 to that of the low voltage and provides the stepped down voltage to the output line 222
  • the low voltage line 212 is isolated from the output 222 in this event because the switches 310, 312 are OFF In this manner, the low voltage level is provided to the voltage output 222 regardless of the availability of the low voltage on line 212.
  • Figure 4 is a logic diagram of an automatic detection circuit that is able to sense four voltage levels and automatically select the lowest level available for use in providing a predetermined output voltage
  • the circuit includes four voltage level inputs 402408 from a low level input 402 to a high level input 408 respectively
  • the low level input 402 is associated with a sensor 410 such that the sensor provides a signal in response to a detection of the low voltage on line 402
  • a switch 412 is coupled to the sensor 410 such that the switch provides a connection between the low level input 402 and the voltage output 222 in response to a detection signal from the sensor 410
  • a second voltage level input 404 is associated with a voltage regulator 414
  • the voltage regulator 414 has an enable input coupled to the low voltage line 402, a voltage input coupled to the second voltage level input 404 and a voltage output coupled to the output
  • a third voltage level input 406 is associated with a voltage regulator 418
  • the voltage regulator 418 has an enable input coupled to the output of an OR gate 416, a voltage input coupled to the third voltage level input 406, and a voltage output coupled to the output line 222.
  • the OR gate 416 has one input coupled to the line from the enable input of the lower voltage regulator 414 and an input coupled to the line from the voltage input of the lower voltage regulator 414.
  • a fourth voltage level input 408 is associated with a voltage regulator 422.
  • the voltage regulator 422 has an enable input coupled to the output of an OR gate 420, a voltage input coupled to the third voltage level input 408, and a voltage output coupled to the output line 222.
  • the OR gate 420 has one input coupled to the line from the enable input of the lower voltage regulator 418 and an input coupled to the line from the voltage input of the lower voltage regulator 418.
  • detection of the low level voltage by the sensor 410 causes the switch 412 to conduct the low voltage to the output 222.
  • the presence of the low level voltage on line 402 also disables the voltage regulator 414 by de- asserting the signal on the enable input of the regulator 414.
  • the low level voltage also disables voltage regulators 418 and 422 as the outputs of OR gates 416, and 420 are asserted by the propagation of the low level voltage. In this manner, it can be appreciated that the presence of any voltage level below that of the input to a voltage regulator disables the same voltage regulator since the enable input is connected to the logical OR of all lower voltage lines.
  • the illustration of Figure 4 employs logic gates, actual implementation of the circuit varies in operation since analog, as opposed to digital signals, are employed.
  • circuit of Figure 3 which is the analog implementation of the first two stages of the power selection circuit of Figure 4.
  • circuit can be extended to detect any number of voltage levels by incorporating additional modules of two input OR gates and voltage regulators.
  • Figure 5 is an alternate embodiment of the circuit of the present invention which provides a higher level of output current by using different switching transistors and a different voltage regulator. Additionally, when a 12V supply line 515 is available on the bus an inexpensive transistor can replace the driver 302 of Figure 3.
  • the voltage selection circuit of Figure 5 includes an inverter 502, which has an open collector output, coupled to a pull up resistor connected to the 3.3V supply line 510 and the base of a transistor 504 (e.g., part number 2N2222).
  • the collector of the transistor 504 is connected to a pull-up resistor connected to a 12V supply line 515, and to the gates of a pair of transistors 506, 508.
  • the emitter of the transistor 504 is connected to the ground line.
  • the transistors 506, 508 are coupled to the 3.3V supply line 510 and to the voltage output 512 as to connect the low voltage supply line to the voltage output when the switches are on.
  • a voltage regulator 514 (e.g , part number LT1528) has a voltage input coupled to the 5V supply line 516 and to a positive end of a ground capacitor 518.
  • the shutdown input of the voltage regulator 514 is coupled to the outflow end of an inverter 522 that has an open collector output, and one end of a pull-up resistor 524 that is connected to the 5V supply line 516.
  • a sense input and a voltage output of the voltage regulator 514 are both coupled to the voltage output 512.
  • a positive end of a ground capacitor 526 is coupled to the voltage output 512
  • the voltage regulator 514 along with the associated components serve as a step down circuit which steps down the voltage provided on the 5V supply line 214
  • the use of a different type of voltage regulator 514 provides a higher level of output current

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Sources (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)

Abstract

An add-on card (200) is provided for use within a computer system (100) that has an expansion slot connected to a bus (106). The bus (106) has a first supply line (214) for supplying a first predetermined voltage and a second supply line (212) for supplying a second predetermined voltage which is higher than the first predetermined voltage. The add-on card (200) is adapted to operate properly regardless of whether the respective predetermined voltages are supplied on (1) the first supply line (214) only, (2) the second supply line (212) only, or (3) both supply lines (212, 214). In a PCI bus implementation, where 3.3V and 5V are the predetermined voltage levels, the add-on card (200) operates properly regardless of whether: only a 5V level is provided, only a 3.3V level is provided, or both 3.3V and 5V levels are provided.

Description

ADD-ON CARD WITH AUTOMATIC BUS POWER LINE SELECTION CIRCUIT
Background of the Invention Field of the Invention The present invention relates to computer systems More particularly, the present invention relates to voltage supply circuits for add-on cards in PCs and other computer systems. Brief Description of the Related Art
Personal Computers (PCs) and other types of computer systems commonly include expansion slots for receiving add on cards. The expansion slots are typically provided on the host computer's motherboard, and provide access to signal lines of the computer's main bus. Any of a variety of different types of cards can be added to the computer system using the expansion slots, including host adapter boards, network cards, and hardware accelerators.
The add-on cards receive power from the host computer's power supply using power supply lines of the main bus. In computers that use a Peripheral Component Interconnect (PCI) type bus, these power supply lines have traditionally provided a voltage level of 5V. Recently, however, there has been a trend in the industry towards using 3.3V components that consume less power. As a result, manufacturers of PC systems sometimes provide a PCI bus that includes an additional, 3.3V power supply line. When this extra voltage supply level is provided, both 3.3V and 5V type cards can be used within the system.
Unfortunately, because not all PCs are provided with a 3.3V power level, add-on cards are commonly designed to use only the 5V supply, and to step down to 3.3V internally. This step-down method causes the cards to consume more system power than is necessary. In addition, the provision of such cards impedes the ability of PC manufacturers to eventually eliminate the 5V supply, as is desirable for reducing manufacturing costs. The elimination of the 5V supply also has the effect of reducing the cost of power supplies since only a single voltage level is provided.
Summary of the Invention
An add-on card for a computer bus that automatically selects the low voltage line available on a bus is provided. The add-on card includes a voltage selection circuit that detects the presence of a low voltage and uses that voltage to supply power to the add-on card. The voltage selection circuit includes a detector for every voltage level that may be supplied on a bus. The voltage selection circuit is constructed such that a voltage regulator for a given voltage level is automatically disabled by a detection of any voltage lower than that voltage but higher than a minimum voltage required for proper operation of the add-on card. The add-on card is preferably used within a computer system having an expansion slot connected to a bus. The bus has a first supply line for supplying a first predetermined voltage and a second supply line for supplying a second predetermined voltage which is higher than the first predetermined voltage. The add on card is adapted to operate properly regardless of whether the respective predetermined voltages are supplied on (1 ) the first supply line only, (2) the second supply line only, or (3) both supply lines The add on card includes a selection circuit which connects to the first and second supply lines. The selection circuit detects the presence of the first predetermined voltage on the first supply line and selects between the nrst and second supply lines as a power source for at least one integrated circuit of the card The selection circuit selects the first supply line as the power source when the detection circuit detects the first predetermineα voltage on the first power supply line A step down circuit steps down a voltage provided on the second supply line when the second power supply line is selected as the power source In a 5V/3 3V PCI embodiment the card operates in the following supply voltage configurations 5V only 3 3V only, and 5V/3 3V
Brief Description of the Drawings The foregoing features and other features of the present invention will now be described with reference to the drawings of a preferred embodiment of an add on card In the drawings the same components have the same reference numerals The illustrated embodiment is intended to illustrate but not to limit the invention The drawings include the following figures
Figure 1 illustrates one arrangement of a computer system,
Figure 2 illustrates a computer bus and an add on card constructed in accordance with the present invention Figure 3 is a circuit diagram of an embodiment of the power source selection circuit of the present invention Figure 4 is a logic diagram illustrating an embodiment of the power source selection circuit of the present invention when more than two supply voltage levels may be provided by a bus, and
Figure 5 is a circuit diagram of a higher output current embodiment of the power source selection circuit of the present invention
Detailed Description of the Preferred Embodiment
To facilitate an understanding of the preferred embodiment, the general architecture and operation of a computer system that includes add on cards will initially be described The specific architecture and operation of the preferred embodiment will then be described with reference to the general architecture and operation of an add on card power source selection circuit Figure 1 illustrates a typical computer system 100 such as a PC In Figure 1, the computer system 100 comprises a central processing unit (CPU) 102 Random Access Memory (RAM) 104 a local bus
106 an add on video card 108 an add on sound card 1 10 and an I/O device controller card 1 12 The computer system of Figure 1 is an example of a configuration using a single bus A network card and any of a variety of other types of cards may additionally be provided The system of Figure 1 may also include an additional expansion bus to communicate with additional I/O devices
The CPU 102 is coupled to the RAM 104 as to store data and instructions executed by the CPU The CPU 102 is coupled to the bus 106 to communicate with add on cards coupled to the bus The CPU 102 may alternatively be coupled to the bus 106 by a bridge controller that serves as an interface between a processor bus (not shown) and the bus The video add on card 108 is coupled to a display device 1 16 by a communication line 109 The video card may include memory that is used to provide screen refresh information to the display 1 16 The sound card 110 is coupled, for example to a pair of speakers 118 120 The sound card may include a controller and memory used to process digital sound information and convert it to analog sound that is delivered to the sneakers 118 120 The I/O device controller 112 may be an IDE controller a SCSI controller or a Fibre Channel controller The I/O controller card 1 12, also commonly referred to as a host adapter board, may be coupled to one or more I/O devices, such as an array of disk drives 122, 124 The I/O controller may be used, for example, to receive requests from the CPU and process those requests by accessing the I/O devices 122, 124 The bus 106 is preferably a Peripheral Component Interconnect (PCI) bus The bus 106 may also be a Video Electronics Standards Association (VL) local bus or an EISA/ISA type bus. The PCI bus specification includes a dual voltage line requirement such that PCI bus manufacturers are required to at least supply a 5V supply line. The manufacturer can optionally provide a 3.3V supply line on a designated pin on the bus. PCI peripherals can exist as chips embedded on a motherboard, as add-on cards, or as external devices with a card interface. Future implementations of the PCI specification may eliminate the 5V supply to enable systems to use lower voltage power supplies. In addition, it is contemplated that supply levels lower than 3.3V (e.g. 2.5V) will be introduced to the PCI and other bus specifications in the future, and that the present invention will facilitate transitions to such new supply levels.
Figure 2 illustrates an add on card that includes a power selection circuit according to the present invention. A power supply 202 of the computer is used to provide power to a pair of lines 206, 208 on the bus 106. Each line may be composed of several physical power traces on the bus that supply the same voltage level. Providing multiple traces permits a higher level of bus current, since each physical trace has a limited current capacity. A first line 206 carries a first potential, and a second line 208 carries a second potential. The line 204 is a ground potential line. The add-on card interfaces with the bus 106 by an edge connector (not shown) commonly used in the industry. The edge connector includes pins (not shown) that interface with data lines and includes pins 212, 214, and 216 that interface with power supply bus lines 208, 206, and 204, respectively. The line from pin 212 is coupled to a "low voltage potential" input of the power source selection circuit 210. The line from pin 214 is coupled to a "high voltage potential" input of the power source selection circuit 210. The line from pin 216 is coupled to the power source selection circuit 210 ground level input. In the preferred PCI implementation, the power supply lines 212, 214 can have one of three possible voltage configurations, depending upon system design: 5V only, 5V and 3.3V, or 3.3V only. In accordance with the invention, the card supports all three of these voltage configurations without the need to set switches on the card or other manual configuration steps. Data, address, and control pins 220 from the bus connector are associated with data lines 218 which are coupled to an integrated circuit 201.
The power source selection circuit 210 includes a voltage level output line 222 providing a predetermined output voltage to an integrated circuit 201, and possibly multiple integrated circuits of the add-on card. The power source selection circuit also provides a ground potential line 224 to the integrated circuit 201. In the preferred PCI implementation, this output voltage is 3.3V The integrated circuit 201 may be a controller ASIC that is used to process I/O commands received by the host adapter add on board
Figure 3 is a circuit diagram of the power source selection circuit 210 of Figure 2. The power source selection circuit 210 includes a low voltage input line 212, a high voltage input line 214, a ground input 216, a ground output 224, and a voltage output line 222 The voltage output line provides the predetermined voltage level (e g. 3 3V) regardless of which of the three voltage configurations is provided The circuit 210 includes a driver 302 (such as part number LTC1157) that is used as a sensor to detect the presence of the low voltage on the line 212. The driver 302 has an input connected to one end of a pull up resistor 304 and to the inflow eno of an inverter 306 that has an open collector output. The driver 302 has a voltage line connected to the low voltage input 212 The driver 302 has an output voltage line coupled to the gates of a pair of switches 310, 312 which are MOSFET switches in the preferred embodiment The switches 310, 312 are coupled to the low voltage line 212 and to the voltage output 222 as to connect the low voltage input line 212 to the voltage output when the switches are on The driver 302, in combination with the switches 310, 312 and the associated components serves as a selection circuit to decide whether the low voltage input line 212 or the high voltage input line 214 is used to provide the output voltage A voltage regulator 308 (e g part number LT1129 3.3) has a voltage input coupled to the high voltage input line 214 and to a positive end of a ground capacitor 316. The shutdown input of the voltage regulator 308 is coupled to the outflow end of the inverter 306 and one end of a pull up resistor 314 A sense input and a voltage output of the voltage regulator 308 are both coupled to the voltage output 222. A positive end of a ground capacitor 318 is coupled to the voltage output 222 The voltage regulator 308 along with the associated components such as the pull up resistor 314 and the ground capacitor 318 serve as a step down circuit which steps down the voltage provided on the high voltage supply line 214
In operation the circuit of Figure 3 selects between the power supply lines 212, 214 such that the lowest available supply voltage is used to provide the predetermined output voltage. For example, in the above mentioned PCI embodiment, a 5V/3.3V or 3.3V only configuration causes the 3.3V line 212 to be used, while a 5V only configuration causes the 5V line 214 to be used. If a supply voltage is available on line 212, the driver 302 is activated such that a gate drive voltage is generated at the switches 310, 312. This causes the switches 310, 312 to turn ON so that the low voltage from line 212 is gated to the voltage output 222. Additionally, the voltage at the outflow end of the inverter 306 causes the voltage regulator 308 to shut off Therefore, only the low voltage is used to provide the output voltage When the low voltage is not sensed by the driver 302, the voltage at the outflow end of the inverter 306 does not shut down the voltage regulator 308. The voltage regulator 308 then steps down the high voltage level from line 214 to that of the low voltage and provides the stepped down voltage to the output line 222 The low voltage line 212 is isolated from the output 222 in this event because the switches 310, 312 are OFF In this manner, the low voltage level is provided to the voltage output 222 regardless of the availability of the low voltage on line 212.
The method illustrated by the circuit of Figure 3 can be used to select between a greater number of supply voltages, such as between 5V, 3.3V and 2 5V supply voltages that may be provided in future PCI systems By way of example, Figure 4 is a logic diagram of an automatic detection circuit that is able to sense four voltage levels and automatically select the lowest level available for use in providing a predetermined output voltage The circuit includes four voltage level inputs 402408 from a low level input 402 to a high level input 408 respectively The low level input 402 is associated with a sensor 410 such that the sensor provides a signal in response to a detection of the low voltage on line 402 A switch 412 is coupled to the sensor 410 such that the switch provides a connection between the low level input 402 and the voltage output 222 in response to a detection signal from the sensor 410 A second voltage level input 404 is associated with a voltage regulator 414 The voltage regulator 414 has an enable input coupled to the low voltage line 402, a voltage input coupled to the second voltage level input 404 and a voltage output coupled to the output line 222. A third voltage level input 406 is associated with a voltage regulator 418 The voltage regulator 418 has an enable input coupled to the output of an OR gate 416, a voltage input coupled to the third voltage level input 406, and a voltage output coupled to the output line 222. The OR gate 416 has one input coupled to the line from the enable input of the lower voltage regulator 414 and an input coupled to the line from the voltage input of the lower voltage regulator 414. A fourth voltage level input 408 is associated with a voltage regulator 422. The voltage regulator 422 has an enable input coupled to the output of an OR gate 420, a voltage input coupled to the third voltage level input 408, and a voltage output coupled to the output line 222. The OR gate 420 has one input coupled to the line from the enable input of the lower voltage regulator 418 and an input coupled to the line from the voltage input of the lower voltage regulator 418.
In operation, detection of the low level voltage by the sensor 410 causes the switch 412 to conduct the low voltage to the output 222. The presence of the low level voltage on line 402 also disables the voltage regulator 414 by de- asserting the signal on the enable input of the regulator 414. The low level voltage also disables voltage regulators 418 and 422 as the outputs of OR gates 416, and 420 are asserted by the propagation of the low level voltage. In this manner, it can be appreciated that the presence of any voltage level below that of the input to a voltage regulator disables the same voltage regulator since the enable input is connected to the logical OR of all lower voltage lines. Although, the illustration of Figure 4 employs logic gates, actual implementation of the circuit varies in operation since analog, as opposed to digital signals, are employed. Nevertheless, the overall logical configuration of the circuit remains, in the analog implementation, as can be appreciated from the circuit of Figure 3 which is the analog implementation of the first two stages of the power selection circuit of Figure 4. In can be further appreciated that the circuit can be extended to detect any number of voltage levels by incorporating additional modules of two input OR gates and voltage regulators. Figure 5 is an alternate embodiment of the circuit of the present invention which provides a higher level of output current by using different switching transistors and a different voltage regulator. Additionally, when a 12V supply line 515 is available on the bus an inexpensive transistor can replace the driver 302 of Figure 3. The voltage selection circuit of Figure 5 includes an inverter 502, which has an open collector output, coupled to a pull up resistor connected to the 3.3V supply line 510 and the base of a transistor 504 (e.g., part number 2N2222). The collector of the transistor 504 is connected to a pull-up resistor connected to a 12V supply line 515, and to the gates of a pair of transistors 506, 508. The emitter of the transistor 504 is connected to the ground line. The transistors 506, 508 are coupled to the 3.3V supply line 510 and to the voltage output 512 as to connect the low voltage supply line to the voltage output when the switches are on. A voltage regulator 514 (e.g , part number LT1528) has a voltage input coupled to the 5V supply line 516 and to a positive end of a ground capacitor 518. The shutdown input of the voltage regulator 514 is coupled to the outflow end of an inverter 522 that has an open collector output, and one end of a pull-up resistor 524 that is connected to the 5V supply line 516. A sense input and a voltage output of the voltage regulator 514 are both coupled to the voltage output 512. A positive end of a ground capacitor 526 is coupled to the voltage output 512 The voltage regulator 514 along with the associated components serve as a step down circuit which steps down the voltage provided on the 5V supply line 214 The use of a different type of voltage regulator 514 provides a higher level of output current Although the invention has been described in terms of certain oreferred embodiments, other embodiments that are apparent to those of ordinary skill in the art are also within the scope of this invention. Accordingly, the scope of the invention is intended to be defined by the claims that follow.

Claims

WHAT IS CLAIMED IS:
1 For use within a computer system having an expansion slot connected to a bus, the bus having a first supply line for supplying a first predetermined voltage, and having a second supply line for supplying a second predetermined voltage which is higher than the first predetermined voltage, an add on card which is adapted to operate properly regardless of whether the respective predetermined voltages are supplied on (1) the first supply line only, (2) the second supply line only, or (3) both supply lines, the card comprising: a selection circuit which connects to the first and second supply lines, and which detects the presence of the first predetermined voltage on the first supply line and selects between the first and second supply lines as a power source for at least one integrated circuit of the card, the selection circuit selecting the first supply line as the power source when the detection circuit detects the first predetermined voltage on the first power supply line; and a step-down circuit which steps down a voltage provided on the second supply line when the second power supply line is selected as the power source.
2. The add on card of Claim 1 , wherein the bus is a standard bus in which the first supply line is a 3.3V line and the second supply line is a 5V line.
3. The add on card of Claim 1, wherein the bus is a standard bus in which the first supply line is a 2.5V line and the second supply line is a 3.3V line.
4. The add on card of Claim 1, wherein the bus is a PCI bus.
5. The add-on card of Claim 1, wherein the detection circuit disables the step-down circuit when the first predetermined voltage is present on the first supply line.
6. The add-on card of Claim 1, wherein the add-on card is a Fibre Channel host adapter board.
7. The add-on card of Claim 1, wherein the add on card is a SCSI host adapter board.
8 In a computer system having a bus with first and second supply lines for providing first and second predetermined supply voltages, the second predetermined voltage being greater than the first a method of powering at least one integrated circuit of an add-on card which connects to the bus so that the add on card operates properly regardless of whether the respective predetermined voltages are supplied on (1) the first supply line only, (2) the second supply line only, or (3) both supply lines, the method comprising: determining whether the first predetermined voltage is present on the first supply line; when the first predetermined voltage is present on the first supply line, using the first supply line as a power source; and when the first predetermined voltage is not present on the first supply line and the second predetermined voltage is present on the second supply line, using the second supply line as a power source by stepping down the voltage on the second supply line
9 The method Claim 8, wherein the bus is a standard bus in which the first supply line is a 3 3V line and the second supply line is a 5V line.
10. The method Claim 8, wherein the bus is a standard bus in which the first supply line is a 2.5V line and the second supply line is a 3.3V line.
1 1 The method Claim 8 wherein the bus is a PCI bus
12. The method Claim 8, wherein determining that the first supply voltage is present prevents the stepping down of the voltage on the second supply line
13 The method Claim 8, wherein the add on card is a Fibre Channel host adapter board.
14. The method Claim 8, wherein the add-on card is a SCSI host adapter board.
15. In a computer system having a PCI bus with 5V and 3.3V supply lines, a method of powering at least one integrated circuit of an add-on card which connects to the PCI bus so that the add-on card operates properly regardless of whether (1 ) only the 5V supply line is present, (2) only the 3.3V supply line is present, or (3) both supply lines are present, the method comprising: determining whether a 3.3V level is present on the 3.3V supply line; when a 3.3V level is present on the 3.3V supply line, using the 3.3V supply line as a power source; and when the 3.3V level is not present on the 3.3V supply line and a 5V is present on the 5V supply line, using the 5V supply line as a power source by stepping down the voltage on the 5V supply line to 3.3V.
16. In a computer system having a bus with at least two lines for providing predetermined supply voltages, at least one predetermined voltage being greater than another, the lowest predetermined voltage being at a level such that the add-on card operates properly when using said level, a method of powering at least one integrated circuit of an add-on card which connects to the bus so that the add-on card uses the lowest voltage supply line, the method comprising: detecting the presence of the predetermined voltage levels on said supply lines; and when predetermined voltages of different levels are present on different supply lines, selecting the supply line with the lowest predetermined voltage to use as a power source.
PCT/US2000/008549 1999-03-30 2000-03-29 Add-on card with automatic bus power line selection circuit WO2000058815A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
AU43284/00A AU4328400A (en) 1999-03-30 2000-03-29 Add-on card with automatic bus power line selection circuit
DE60014600T DE60014600T2 (en) 1999-03-30 2000-03-29 INSERT CARD WITH AUTOMATIC POWER SUPPLY SWITCHING
EP00923105A EP1163571B1 (en) 1999-03-30 2000-03-29 Add-on card with automatic bus power line selection circuit
KR1020017012673A KR100629964B1 (en) 1999-03-30 2000-03-29 Add-on Card with Automatic Bus Power Line Selection Circuit
JP2000608245A JP2002540521A (en) 1999-03-30 2000-03-29 Add-on card with automatic bus power line selection circuit
AT00923105T ATE278983T1 (en) 1999-03-30 2000-03-29 PUT-IN CARD WITH AUTOMATIC POWER SUPPLY SELECTION CIRCUIT
CA002367892A CA2367892A1 (en) 1999-03-30 2000-03-29 Add-on card with automatic bus power line selection circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/281,369 1999-03-30
US09/281,369 US6327635B1 (en) 1999-03-30 1999-03-30 Add-on card with automatic bus power line selection circuit

Publications (1)

Publication Number Publication Date
WO2000058815A1 true WO2000058815A1 (en) 2000-10-05

Family

ID=23076995

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/008549 WO2000058815A1 (en) 1999-03-30 2000-03-29 Add-on card with automatic bus power line selection circuit

Country Status (9)

Country Link
US (1) US6327635B1 (en)
EP (1) EP1163571B1 (en)
JP (1) JP2002540521A (en)
KR (1) KR100629964B1 (en)
AT (1) ATE278983T1 (en)
AU (1) AU4328400A (en)
CA (1) CA2367892A1 (en)
DE (1) DE60014600T2 (en)
WO (1) WO2000058815A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1396115A1 (en) * 2001-06-13 2004-03-10 Nokia Corporation Method for adapting a bus and a bus
WO2008028132A2 (en) * 2006-09-01 2008-03-06 Atmel Corporation Detector based combination regulator
US7635925B2 (en) 2006-10-04 2009-12-22 Atmel Corporation Analog combination regulator

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001005569A (en) * 1999-06-18 2001-01-12 Matsushita Electric Ind Co Ltd Radio communication equipment integrated with pc card
US6560714B1 (en) * 1999-12-03 2003-05-06 3Com Corporation Power management for a peripheral component interconnect environment with auxiliary power
US6564333B1 (en) * 1999-12-03 2003-05-13 3Com Corporation Peripheral device power management circuit and method for selecting between main and auxiliary power sources or from third power source
US7256517B2 (en) * 2000-08-23 2007-08-14 Lsi Corporation Interface circuit for providing a computer logic circuit with first and second voltages and an associated method
JP4407042B2 (en) * 2000-11-15 2010-02-03 パナソニック株式会社 Information processing device
US6816936B1 (en) * 2001-01-02 2004-11-09 Juniper Networks, Inc. Hot-swappable router interface card with stable power on/off procedure
JP3947044B2 (en) * 2002-05-31 2007-07-18 富士通株式会社 I / O buffer
US7332832B2 (en) * 2004-02-27 2008-02-19 Hitachi Global Storage Technologies Netherlands B.V. Removable hard disk drive (HDD) that is hot-plug compatible with multiple external power supply voltages
US7222247B2 (en) * 2004-04-05 2007-05-22 Hewlett-Packard Development Company, L.P. Multiple-mode computer slot initialization
DE102005002752B4 (en) * 2005-01-20 2008-03-27 Siemens Ag Power supply device for a bus device and bus device
TWI357186B (en) * 2008-10-17 2012-01-21 Wistron Corp Electronic card connector, electronic decoding dev
CN103064773A (en) * 2011-10-24 2013-04-24 鸿富锦精密工业(深圳)有限公司 Test load card
WO2014027277A2 (en) * 2012-08-14 2014-02-20 Koninklijke Philips N.V. Dc power distribution system
JP5655840B2 (en) * 2012-10-26 2015-01-21 横河電機株式会社 Single-use recorder / data logger shared I / O module
CN103869885A (en) * 2012-12-18 2014-06-18 鸿富锦精密工业(深圳)有限公司 Expansion card and mainboard supporting expansion card
US9502082B1 (en) * 2015-06-24 2016-11-22 Intel Corporation Power management in dual memory platforms

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5559966A (en) * 1992-11-06 1996-09-24 Intel Corporation Method and apparatus for interfacing a bus that operates at a plurality of operating potentials
US5613130A (en) * 1994-11-10 1997-03-18 Vadem Corporation Card voltage switching and protection
US5774706A (en) * 1996-12-13 1998-06-30 International Business Machines Corporation High speed PCI bus utilizing TTL compatible signaling

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5440244A (en) * 1993-02-10 1995-08-08 Cirrus Logic, Inc. Method and apparatus for controlling a mixed voltage interface in a multivoltage system
JP3477781B2 (en) * 1993-03-23 2003-12-10 セイコーエプソン株式会社 IC card
US5958056A (en) * 1995-05-26 1999-09-28 Intel Corporation Method and apparatus for selecting operating voltages in a backplane bus
US5634132A (en) * 1995-06-23 1997-05-27 Dell Usa Lp Operating system independent support for mixed voltage devices
US5627416A (en) * 1995-07-21 1997-05-06 Itt Corporation Multi-voltage IC card host
JPH0962407A (en) * 1995-08-30 1997-03-07 Ando Electric Co Ltd Electronic equipment system
CN1202255A (en) * 1995-11-13 1998-12-16 勒克萨微型系统股份有限公司 Automatic voltage detection in multiple voltage applications
US5898844A (en) * 1996-09-13 1999-04-27 International Business Machines Corporation Data processing system including a hot-plug circuit for receiving high-power adaptor cards

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5559966A (en) * 1992-11-06 1996-09-24 Intel Corporation Method and apparatus for interfacing a bus that operates at a plurality of operating potentials
US5613130A (en) * 1994-11-10 1997-03-18 Vadem Corporation Card voltage switching and protection
US5774706A (en) * 1996-12-13 1998-06-30 International Business Machines Corporation High speed PCI bus utilizing TTL compatible signaling

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
BERNSTEIN H: "PCI BRINGT PC-PERIPHERIE AUF TRAB", ELEKTRONIK,DE,FRANZIS VERLAG GMBH. MUNCHEN, vol. 43, no. 18, 6 September 1994 (1994-09-06), pages 98,100 - 102,107, XP000471348, ISSN: 0013-5658 *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1396115A1 (en) * 2001-06-13 2004-03-10 Nokia Corporation Method for adapting a bus and a bus
WO2008028132A2 (en) * 2006-09-01 2008-03-06 Atmel Corporation Detector based combination regulator
WO2008028132A3 (en) * 2006-09-01 2008-08-07 Atmel Corp Detector based combination regulator
US8013473B2 (en) 2006-09-01 2011-09-06 Atmel Corporation Detector based combination regulator
US7635925B2 (en) 2006-10-04 2009-12-22 Atmel Corporation Analog combination regulator

Also Published As

Publication number Publication date
DE60014600D1 (en) 2004-11-11
KR20020008146A (en) 2002-01-29
KR100629964B1 (en) 2006-09-29
EP1163571B1 (en) 2004-10-06
JP2002540521A (en) 2002-11-26
US6327635B1 (en) 2001-12-04
CA2367892A1 (en) 2000-10-05
DE60014600T2 (en) 2006-02-23
EP1163571A1 (en) 2001-12-19
ATE278983T1 (en) 2004-10-15
AU4328400A (en) 2000-10-16

Similar Documents

Publication Publication Date Title
US6327635B1 (en) Add-on card with automatic bus power line selection circuit
JP4115494B2 (en) Automatic voltage detection when multiple voltages are applied
US5822547A (en) Method and apparatus for providing a portable computer with hot pluggable modular bays
US5757171A (en) On-board voltage regulators with automatic processor type detection
US6327663B2 (en) System and method for processor dual voltage detection and over stress protection
US8970606B2 (en) Facilitating use of multiple graphics chips
JP3418128B2 (en) EMS enhancement circuit for USB system
US6091617A (en) Automatic power supply selector for ACPI-compliant PCI devices
US5631852A (en) Smart cooling security system
US6691201B1 (en) Dual mode USB-PS/2 device
US20100199112A1 (en) Information processing apparatus and power supply control method
US20090144460A1 (en) System for detecting a peripheral device
US20050278463A1 (en) Information processing apparatus and power supply voltage control method
US6665765B1 (en) Hot docking drive wedge and port replicator
JPH09237140A (en) Computer system
US20030200472A1 (en) Computer and power supply controlling method
US20050278469A1 (en) Computer system and control method of the same
US6567868B1 (en) Structure and method for automatically setting the CPU speed
US20020188876A1 (en) Controlling a supply plane voltage during a sleep state
KR100586981B1 (en) Computer system and method of controlling the same
US7360105B2 (en) Computer peripheral used by being connected to a host computer to reduce power consumption in standby mode
US8041846B2 (en) Apparatus with reduced latency for master and slave storage devices
US6275364B1 (en) Method of enabling system operation
US6256180B1 (en) Apparatus for enabling system operation
US7307456B2 (en) Automatic status assignment logic circuit apparatus for bay devices

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
ENP Entry into the national phase

Ref document number: 2367892

Country of ref document: CA

Ref document number: 2367892

Country of ref document: CA

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2000 608245

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020017012673

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2000923105

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2000923105

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWG Wipo information: grant in national office

Ref document number: 2000923105

Country of ref document: EP