WO2000051007A2 - High and low speed differential bus driver in a communication system - Google Patents

High and low speed differential bus driver in a communication system Download PDF

Info

Publication number
WO2000051007A2
WO2000051007A2 PCT/EP2000/000229 EP0000229W WO0051007A2 WO 2000051007 A2 WO2000051007 A2 WO 2000051007A2 EP 0000229 W EP0000229 W EP 0000229W WO 0051007 A2 WO0051007 A2 WO 0051007A2
Authority
WO
WIPO (PCT)
Prior art keywords
conductors
station
pair
switch
speed mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2000/000229
Other languages
French (fr)
Other versions
WO2000051007A3 (en
Inventor
Marcus E. Kole
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to JP2000601538A priority Critical patent/JP2002538523A/en
Priority to EP00907471A priority patent/EP1090354A2/en
Publication of WO2000051007A2 publication Critical patent/WO2000051007A2/en
Publication of WO2000051007A3 publication Critical patent/WO2000051007A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G06F13/4077—Precharging or discharging
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the invention relates to a communication bus system comprising a pair of conductors for carrying differential bus signals.
  • the system comprises a first and second station connected by the pair of conductors.
  • the system is operable in a selectable one of at least a low speed mode and a high-speed mode.
  • the first and second stations communicate via the pair of conductors to control switching between the high-speed mode and the low speed mode. This may be realized for example using the USB protocol in the slow speed mode when the conductors are part of a USB (Universal Serial Bus) connection.
  • USB Universal Serial Bus
  • the first station contains driver circuitry for driving electrical signals on the pair of conductors.
  • the second station contains receiver circuitry for receiving the signals.
  • the second station also contains an impedance circuit and an impedance connection circuit between the pair of conductors and the impedance circuit.
  • the impedance connection circuit connects the impedance circuit to the pair of conductors in the high-speed mode and the low speed mode respectively.
  • the impedance circuit provides a impedance to the pair of conductors that substantially matches the transmission line impedance of the pair of conductors.
  • the pair of conductors runs surrounded by electrical shielding.
  • the transmission line impedance comprises mainly impedance components between the shielding and each of the conductors of the pair.
  • the impedance circuit provides two impedances between respective ones of the conductors of the pair and a common point that is AC coupled to the shielding.
  • the impedance circuit ensures that there are substantially no transmission line reflections back from the second station in the high-speed mode. This makes it possible to uses the system with very high signal frequency components in the high-speed mode.
  • no (low) impedance is connected to the conductors in the low speed mode, thus saving power consumption and ensuring compatibility a specification of the low speed mode.
  • the common point is preferably kept at a bias potential which differs from the reference potential of the receiving circuit, which is normally the potential of the shielding. Additionally, the bias potential can be used to observe that the second station is actually operating in the high-speed mode, so that the first station can switch to that mode and back to the slow speed mode.
  • a bias voltage source is provided between the common point and the shielding for this purpose. Use of one bias source to determine the bias voltage for both conductors of the pair via the common point ensures bias voltage symmetry between the conductors. This makes signal reception more reliable.
  • the second station contains a third switch connected between a first and second point, the first point lying between the first resistor and the first switch, the second point lying between the second resistor and the second switch.
  • the second station controls the third switch just like the first and second switch, so that the third switch is made conductive in the high-speed mode and non-conductive in the low speed mode.
  • Figure 1 shows a communication bus system
  • the system of figure 1 comprises a first station 10, a second station 14. a pair of conductors 12a-b.
  • the first station 10 is connected to the second station 14 via the pair of conductors 12a,b, which run inside a shielding 16.
  • the second station 14 comprises a receiving circuit 140 connected to the conductors 12a,b, an impedance circuit 144a,b, an impedance switching circuit 142, 146a,b, 147 and a bias voltage source 149.
  • the impedance connection circuit 142, 146a,b, 147 comprises a command circuit 142 and a first and second switch 146a,b.
  • the impedance circuit 144a,b comprises a first an second resistor 144a,b, the common point 148 being connected to a first one of the conductors 12a of the pair successively via the first switch 146a and the first resistor 144a, the common point 148 being connected to a second one of the conductors 12b of the pair successively via the second switch 146b and the second resistor 144b.
  • the resistance of both resistors 144a,b is for example substantially 45 ohms when the transmission line impedance between the each one of the conductors and the shielding is 45 ohms.
  • the second station 14 controls the first and second switch 144a,b so that they are made conductive in the high-speed mode and non-conductive in the low speed mode.
  • a matched (low) impedance is seen at the end of the transmission line formed by the conductors 12a,b and the shielding 16 in the high speed mode and the common mode of the voltages at the conductors 12a,b is kept at a bias voltage level determined by the voltage source 149 in the high-speed mode.
  • Asymmetry between impedances of the conductors 12a.b. DC voltages on the conductors 12a b and the frequency dependence of these voltages and impedances is realized by using a voltage source 149 in common for both conductors 12a,b.
  • the voltage source 149 is regulated so that the common mode voltage of the conductors 12a,b is regulated to a predetermined bias value in the high speed mode.
  • the state of the switches corresponding to the low speed mode is shown.
  • the second station 14 receives signals with the receiving circuit 140 via the conductors 12a,b in the low speed mode.
  • the received signals are fed to the command circuit 142, which interprets these signals to determine whether they imply a command to switch to the high speed mode (the command circuit may be realized as a programmed microcontroller, for example). If so, the command circuit 142 controls the switches to become conductive as long as the second station 14 remains in the high-speed mode.
  • Switching between the two modes is thus controlled by commands transmitted by the first station 10, for example using the known USB protocol.
  • the first station can detect whether the second station has switched to the high speed mode or not by monitoring the common mode voltage of the conductors 12a,b relative to the shielding 16.
  • each switch 146a, b comprises a respective MOS (IGFET) transistor with a main current channel connected between the common point and the relevant resistor and a control electrode whose potential is determined by the second station dependent on the selected mode.
  • IGFET MOS
  • the second station 14 contains a third switch 147 connected between a first and second point.
  • the second station 14 controls the third switch 147 just like the first and second switch 146a,b, so that the third switch 147 is made conductive in the high speed mode and non- conductive in the low speed mode.
  • the third switch 147 also comprises a MOS (IGFET) transistor with a main current channel connected between the common point and the relevant resistor 144a,b and a control electrode whose potential is determined by the second station 14 dependent on the selected mode.
  • IGFET MOS
  • the third switch 147 improves the connection between the resistors 144a,b, so that the impedance provided by the resistors 144a,b and the switches more closely matches the transmission line impedance of the conductors 12a,b. This reduces the consequences of imperfections in the first and second switch 12a,b.
  • the common point 148 is kept at the potential of the shielding 16 and a channel coding is used that ensures a DC component of the signals on the conductors 12a,b within a predetermined range that can be used by the receiving circuit.
  • the common point 148 may be connected to the shielding 14, with the bias voltage source connected between the common point 148 and the reference voltage point of the receiving circuit 140.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Small-Scale Networks (AREA)
  • Information Transfer Systems (AREA)

Abstract

A communication bus system comprises a pair of conductors for carrying differential bus signals. A first and second station are connected by the pair of conductors. The system is operable in a selectable one of at least a low speed mode and a high-speed mode. The second station contains resistors each in series with a switch between the pair of conductors and a common node. The impedance connection circuit connects common node to the pair of conductors in the high-speed mode. The resistors provide an impedance to the pair of conductors that substantially matches the transmission line impedance of the pair of conductors. The common point is kept at a bias potential that differs from the reference potential of the receiving circuit. Preferably, a third switch is included between the nodes that join the resistors to the switches. This third switch is switched on and off together with the other switches.

Description

Communication bus system.
The invention relates to a communication bus system comprising a pair of conductors for carrying differential bus signals. The system comprises a first and second station connected by the pair of conductors. The system is operable in a selectable one of at least a low speed mode and a high-speed mode. The first and second stations communicate via the pair of conductors to control switching between the high-speed mode and the low speed mode. This may be realized for example using the USB protocol in the slow speed mode when the conductors are part of a USB (Universal Serial Bus) connection.
The first station contains driver circuitry for driving electrical signals on the pair of conductors. The second station contains receiver circuitry for receiving the signals. The second station also contains an impedance circuit and an impedance connection circuit between the pair of conductors and the impedance circuit. The impedance connection circuit connects the impedance circuit to the pair of conductors in the high-speed mode and the low speed mode respectively.
In the high speed mode the impedance circuit provides a impedance to the pair of conductors that substantially matches the transmission line impedance of the pair of conductors. Preferably, the pair of conductors runs surrounded by electrical shielding. In that case, the transmission line impedance comprises mainly impedance components between the shielding and each of the conductors of the pair. In this case, the impedance circuit provides two impedances between respective ones of the conductors of the pair and a common point that is AC coupled to the shielding.
The impedance circuit ensures that there are substantially no transmission line reflections back from the second station in the high-speed mode. This makes it possible to uses the system with very high signal frequency components in the high-speed mode. On the other hand, no (low) impedance is connected to the conductors in the low speed mode, thus saving power consumption and ensuring compatibility a specification of the low speed mode.
In order to enable the receiving circuit to operate properly the common point is preferably kept at a bias potential which differs from the reference potential of the receiving circuit, which is normally the potential of the shielding. Additionally, the bias potential can be used to observe that the second station is actually operating in the high-speed mode, so that the first station can switch to that mode and back to the slow speed mode.
A bias voltage source is provided between the common point and the shielding for this purpose. Use of one bias source to determine the bias voltage for both conductors of the pair via the common point ensures bias voltage symmetry between the conductors. This makes signal reception more reliable.
Preferably, the second station contains a third switch connected between a first and second point, the first point lying between the first resistor and the first switch, the second point lying between the second resistor and the second switch. The second station controls the third switch just like the first and second switch, so that the third switch is made conductive in the high-speed mode and non-conductive in the low speed mode.
Figure 1 shows a communication bus system.
The system of figure 1 comprises a first station 10, a second station 14. a pair of conductors 12a-b. The first station 10 is connected to the second station 14 via the pair of conductors 12a,b, which run inside a shielding 16.
The second station 14 comprises a receiving circuit 140 connected to the conductors 12a,b, an impedance circuit 144a,b, an impedance switching circuit 142, 146a,b, 147 and a bias voltage source 149.
The impedance connection circuit 142, 146a,b, 147 comprises a command circuit 142 and a first and second switch 146a,b. The impedance circuit 144a,b comprises a first an second resistor 144a,b, the common point 148 being connected to a first one of the conductors 12a of the pair successively via the first switch 146a and the first resistor 144a, the common point 148 being connected to a second one of the conductors 12b of the pair successively via the second switch 146b and the second resistor 144b.
The resistance of both resistors 144a,b is for example substantially 45 ohms when the transmission line impedance between the each one of the conductors and the shielding is 45 ohms.
The second station 14 controls the first and second switch 144a,b so that they are made conductive in the high-speed mode and non-conductive in the low speed mode. Thus, a matched (low) impedance is seen at the end of the transmission line formed by the conductors 12a,b and the shielding 16 in the high speed mode and the common mode of the voltages at the conductors 12a,b is kept at a bias voltage level determined by the voltage source 149 in the high-speed mode. Asymmetry between impedances of the conductors 12a.b. DC voltages on the conductors 12a b and the frequency dependence of these voltages and impedances is realized by using a voltage source 149 in common for both conductors 12a,b. Preferably, the voltage source 149 is regulated so that the common mode voltage of the conductors 12a,b is regulated to a predetermined bias value in the high speed mode.
In figure 1, the state of the switches corresponding to the low speed mode is shown. Preferably, the second station 14 receives signals with the receiving circuit 140 via the conductors 12a,b in the low speed mode. The received signals are fed to the command circuit 142, which interprets these signals to determine whether they imply a command to switch to the high speed mode (the command circuit may be realized as a programmed microcontroller, for example). If so, the command circuit 142 controls the switches to become conductive as long as the second station 14 remains in the high-speed mode.
Switching between the two modes is thus controlled by commands transmitted by the first station 10, for example using the known USB protocol. The first station can detect whether the second station has switched to the high speed mode or not by monitoring the common mode voltage of the conductors 12a,b relative to the shielding 16.
Preferably each switch 146a, b comprises a respective MOS (IGFET) transistor with a main current channel connected between the common point and the relevant resistor and a control electrode whose potential is determined by the second station dependent on the selected mode.
Preferably, the second station 14 contains a third switch 147 connected between a first and second point. The first point lying between the first resistor 144a and the first switch 146a, the second point lying between the second resistor 144b and the second switch 146b. The second station 14 controls the third switch 147 just like the first and second switch 146a,b, so that the third switch 147 is made conductive in the high speed mode and non- conductive in the low speed mode. Preferably the third switch 147 also comprises a MOS (IGFET) transistor with a main current channel connected between the common point and the relevant resistor 144a,b and a control electrode whose potential is determined by the second station 14 dependent on the selected mode.
The third switch 147 improves the connection between the resistors 144a,b, so that the impedance provided by the resistors 144a,b and the switches more closely matches the transmission line impedance of the conductors 12a,b. This reduces the consequences of imperfections in the first and second switch 12a,b. In an alternative embodiment the common point 148 is kept at the potential of the shielding 16 and a channel coding is used that ensures a DC component of the signals on the conductors 12a,b within a predetermined range that can be used by the receiving circuit.
Alternative to using such a channel coding or in combination therewith, the common point 148 may be connected to the shielding 14, with the bias voltage source connected between the common point 148 and the reference voltage point of the receiving circuit 140.

Claims

CLAIMS:
1. A communication bus system comprising a first station, a second station and a pair of conductors connecting the first station to the second station, the second station comprising a receiving circuit for receiving differential signals transmitted by the first station over the pair of conductors, the system being operable in a selectable one of at least a low speed mode and a high speed mode, the second station comprising
- a bias voltage source connected between a reference point of the receiving circuit and a common point,
- a first and second resistor
- a first and second switch, the common node being connected to a first and second one of the conductors, via a first and second series arrangement respectively, the first series arrangement comprising successively the common point, the first switch, a first node and the first resistor and the second series arrangement comprising successively the common point, the second switch, a second node and the second resistor.
2. A communciation bus system according to Claim 1 , comprising
- a third switch between the first and second node, the second station controlling the first, second and third switches to be non-conductive and conductive in the low and high speed mode respectively.
3. A second station for use in a communication bus system according to Claim 1 or 2.
PCT/EP2000/000229 1999-02-25 2000-01-13 High and low speed differential bus driver in a communication system Ceased WO2000051007A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000601538A JP2002538523A (en) 1999-02-25 2000-01-13 Communication bus system
EP00907471A EP1090354A2 (en) 1999-02-25 2000-01-13 High and low speed differential bus driver in a communication bus system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP99200548.8 1999-02-25
EP99200548 1999-02-25

Publications (2)

Publication Number Publication Date
WO2000051007A2 true WO2000051007A2 (en) 2000-08-31
WO2000051007A3 WO2000051007A3 (en) 2000-11-30

Family

ID=8239925

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2000/000229 Ceased WO2000051007A2 (en) 1999-02-25 2000-01-13 High and low speed differential bus driver in a communication system

Country Status (7)

Country Link
US (1) US6683912B1 (en)
EP (1) EP1090354A2 (en)
JP (1) JP2002538523A (en)
KR (1) KR100702351B1 (en)
CN (1) CN1230761C (en)
TW (1) TW463484B (en)
WO (1) WO2000051007A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014204589A1 (en) * 2013-06-20 2014-12-24 Apple Inc. Systems and methods for recovering higher speed communication between devices
CN114527693A (en) * 2022-01-27 2022-05-24 珠海昇生微电子有限责任公司 Differential bidirectional communication circuit and method capable of customizing sending and receiving communication formats

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3809124B2 (en) * 2002-04-01 2006-08-16 株式会社東芝 Semiconductor integrated circuit
US7493429B2 (en) * 2003-07-08 2009-02-17 Microsoft Corporation Communication of information via a side-band channel, and use of same to verify positional relationship
US7408994B1 (en) * 2003-07-18 2008-08-05 Micrel, Inc. AC coupling system for wide band digital data with dynamic AC load
US6881106B1 (en) * 2003-10-27 2005-04-19 Brunswick Corporation Power fault detection system for a communication bus
DE102004031278B4 (en) * 2004-06-28 2008-06-12 Infineon Technologies Ag Device for detecting the connection of peripheral devices to a host system
EP1815344A2 (en) * 2004-11-16 2007-08-08 Koninklijke Philips Electronics N.V. Bus communication system
CN103164367B (en) * 2011-12-16 2016-02-17 扬智科技股份有限公司 Control device and control method for impedance matching of signal transmission line

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980581A (en) * 1990-05-21 1990-12-25 Motorola, Inc. Differential ECL bus tri-state detection receiver
US5519353A (en) * 1992-06-09 1996-05-21 At&T Corp. Balanced driver circuit for eliminating inductive noise
US5781028A (en) * 1996-06-21 1998-07-14 Microsoft Corporation System and method for a switched data bus termination
DE19715455C2 (en) * 1997-04-09 2002-11-14 X Fab Semiconductor Foundries Circuit arrangement for differential drivers
US6012103A (en) * 1997-07-02 2000-01-04 Cypress Semiconductor Corp. Bus interface system and method
TW381221B (en) * 1997-08-12 2000-02-01 Koninkl Philips Electronics Nv Bus communication system
TW444165B (en) * 1998-05-12 2001-07-01 Primax Electronics Ltd Hot plug and play universal serial bus switch device and control method
US6460094B1 (en) * 1998-07-08 2002-10-01 Microsoft Corporation Peripheral device configured to detect the type of interface to which it is connected and configuring itself accordingly
US6279060B1 (en) * 1998-12-04 2001-08-21 In-System Design, Inc. Universal serial bus peripheral bridge simulates a device disconnect condition to a host when the device is in a not-ready condition to avoid wasting bus resources
US6141719A (en) * 1998-12-10 2000-10-31 Network Technologies, Inc. USB selector switch

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014204589A1 (en) * 2013-06-20 2014-12-24 Apple Inc. Systems and methods for recovering higher speed communication between devices
US9740643B2 (en) 2013-06-20 2017-08-22 Apple Inc. Systems and methods for recovering higher speed communication between devices
CN114527693A (en) * 2022-01-27 2022-05-24 珠海昇生微电子有限责任公司 Differential bidirectional communication circuit and method capable of customizing sending and receiving communication formats
CN114527693B (en) * 2022-01-27 2023-03-07 珠海昇生微电子有限责任公司 Differential bidirectional communication circuit and method capable of customizing sending and receiving communication formats

Also Published As

Publication number Publication date
KR20010043015A (en) 2001-05-25
CN1300396A (en) 2001-06-20
WO2000051007A3 (en) 2000-11-30
CN1230761C (en) 2005-12-07
JP2002538523A (en) 2002-11-12
EP1090354A2 (en) 2001-04-11
TW463484B (en) 2001-11-11
US6683912B1 (en) 2004-01-27
KR100702351B1 (en) 2007-04-04

Similar Documents

Publication Publication Date Title
US9514086B2 (en) Configuration switch for a broadcast bus
US9946675B2 (en) Fault-tolerant loop for a communication bus
US9229889B2 (en) Dual voltage communication bus
US6212415B1 (en) Power adapter with integral radio frequency port
US5285477A (en) Balanced line driver for local area networks or the like
CN216281977U (en) Communication circuit and air conditioner
US11068429B2 (en) Oscillation reduction unit for a bus system and method for reducing an oscillation tendency when transitioning between different bit states
US6683912B1 (en) Communication bus system
US20180253395A9 (en) Dual voltage communication bus
US6842037B1 (en) Shared transmission line communication system and method
US4670886A (en) Receiver/driver/repeater interface
CA2343033A1 (en) Data pulse receiver
JP4637820B2 (en) Arrangement for ground offset compensation in data bus systems
SE9701372L (en) Variable electrical resistance and method for increasing and changing the resistance of an electrical resistance respectively
CN1051886C (en) Power adapter with integral radio frequency port
CN111404538B (en) Connection circuit and connection method thereof
US20020014930A1 (en) Communication bus system and apparatus and device for use in such a system
CN107342923A (en) Device with least two bus users
CN117478124A (en) Bidirectional digital isolator and communication method
JPH0543552Y2 (en)
AU678886B2 (en) Power adapter with integral radio frequency port
JP3099689B2 (en) Fieldbus interface circuit
JP2635741B2 (en) Transmission circuit
CN112532280A (en) Circuit for transmitting signals in direct-current power carrier mode
JPH07107020A (en) Transmitter-receiver

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00800201.0

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 2000907471

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020007011872

Country of ref document: KR

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 2000907471

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020007011872

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1020007011872

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 2000907471

Country of ref document: EP