WO2000037912A1 - Compensated semiconductor pressure sensor - Google Patents
Compensated semiconductor pressure sensor Download PDFInfo
- Publication number
- WO2000037912A1 WO2000037912A1 PCT/US1999/024987 US9924987W WO0037912A1 WO 2000037912 A1 WO2000037912 A1 WO 2000037912A1 US 9924987 W US9924987 W US 9924987W WO 0037912 A1 WO0037912 A1 WO 0037912A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor
- pressure sensor
- sensor
- silicon
- semiconductor pressure
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
- G01L19/00—Details of, or accessories for, apparatus for measuring steady or quasi-steady pressure of a fluent medium insofar as such details or accessories are not special to particular types of pressure gauges
- G01L19/14—Housings
- G01L19/147—Details about the mounting of the sensor to support or covering means
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
- G01L19/00—Details of, or accessories for, apparatus for measuring steady or quasi-steady pressure of a fluent medium insofar as such details or accessories are not special to particular types of pressure gauges
- G01L19/0007—Fluidic connecting means
- G01L19/0038—Fluidic connecting means being part of the housing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
- G01L19/00—Details of, or accessories for, apparatus for measuring steady or quasi-steady pressure of a fluent medium insofar as such details or accessories are not special to particular types of pressure gauges
- G01L19/14—Housings
- G01L19/142—Multiple part housings
- G01L19/143—Two part housings
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
- G01L9/00—Measuring steady of quasi-steady pressure of fluid or fluent solid material by electric or magnetic pressure-sensitive elements; Transmitting or indicating the displacement of mechanical pressure-sensitive elements, used to measure the steady or quasi-steady pressure of a fluid or fluent solid material, by electric or magnetic means
- G01L9/0041—Transmitting or indicating the displacement of flexible diaphragms
- G01L9/0042—Constructional details associated with semiconductive diaphragm sensors, e.g. etching, or constructional details of non-semiconductive diaphragms
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
- G01L9/00—Measuring steady of quasi-steady pressure of fluid or fluent solid material by electric or magnetic pressure-sensitive elements; Transmitting or indicating the displacement of mechanical pressure-sensitive elements, used to measure the steady or quasi-steady pressure of a fluid or fluent solid material, by electric or magnetic means
- G01L9/0041—Transmitting or indicating the displacement of flexible diaphragms
- G01L9/0051—Transmitting or indicating the displacement of flexible diaphragms using variations in ohmic resistance
- G01L9/0052—Transmitting or indicating the displacement of flexible diaphragms using variations in ohmic resistance of piezoresistive elements
- G01L9/0054—Transmitting or indicating the displacement of flexible diaphragms using variations in ohmic resistance of piezoresistive elements integral with a semiconducting diaphragm
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01P—MEASURING LINEAR OR ANGULAR SPEED, ACCELERATION, DECELERATION, OR SHOCK; INDICATING PRESENCE, ABSENCE, OR DIRECTION, OF MOVEMENT
- G01P15/00—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration
- G01P15/02—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses
- G01P15/08—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values
- G01P2015/0805—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values being provided with a particular type of spring-mass-system for defining the displacement of a seismic mass due to an external acceleration
- G01P2015/0822—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values being provided with a particular type of spring-mass-system for defining the displacement of a seismic mass due to an external acceleration for defining out-of-plane movement of the mass
- G01P2015/084—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values being provided with a particular type of spring-mass-system for defining the displacement of a seismic mass due to an external acceleration for defining out-of-plane movement of the mass the mass being suspended at more than one of its sides, e.g. membrane-type suspension, so as to permit multi-axis movement of the mass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16151—Cap comprising an aperture, e.g. for pressure control, encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Definitions
- the present invention relates generally to pressure sensors, and specifically, to fluid media compatible integrated pressure sensors .
- Figure la illustrates a schematic view of a conventional, commercially available semiconductor pressure sensor 1, which is a MotorolaTM MPX4100 pressure sensor.
- This device integrates a silicon sensor, bipolar operational amplifier circuitry, and thin film resistor networks to provide an output signal and temperature compensation on a single die.
- the pressure sensor 1 includes a sensing element 2, a thin film temperature compensation and first gain stage 3, and a second gain stage and ground reference shift circuitry 4.
- a vacuum is sealed behind the sensor diaphragm, providing a pressure reference.
- Figure lb illustrates a cross-sectional view of the conventional pressure sensor 1 of Figure la.
- the pressure sensor 1 includes a die 5 having a diaphragm 6 and is attached to a backing wafer 7 to form a sealed vacuum reference cavity 8.
- the backing wafer 7 is attached to an epoxy plastic case 9 by way of a die bond, as shown by numeral 10.
- the die 5 is interconnected to a leadframe 11 by way of one or more wire bonds 12.
- a metal or plastic cap 13 having an opening 14 is mounted to the case 9, for directing external pressure to the sensor.
- the case 9 has a second opening 15 on the opposite side of the opening 14 with an associated hole through the backing wafer 7 for gage or differential pressure sensing.
- a fluoro or silicone gel 16 is coated over the die 5 to provide a minimal amount of protection for the die surface and wire bonds 12 from harsh environments, while allowing the pressure signal to be transmitted to the diaphragm 6.
- the pressure sensor 1 has a primary drawback in that its operating characteristics are based on use of dry air as the pressure media. Media other than dry air may have adverse effects on sensor performance and long-term stability.
- FIG. 2 is a typical prior art sensor 20 for fluid media compatible applications.
- the sensor package 20 includes a sensor die 21 which is placed in a metal housing 22 with hermetic glass feed-through pins 23.
- the sensor die 21 has an integral glass or silicon constraint bottom 24 which provides a sealing cavity 25 therebetween for vacuum reference and stress isolation from the housing.
- the die attach material is typically a soft material such as RTV.
- a metal diaphragm 26 is welded to the metal housing 22 and an inside cavity 27 formed therein is filled with oil to allow transfer of pressure to the sensor die 21. This configuration isolates the sensor die 21 from the fluid media.
- the use of the metal diaphragm is the primary packaging technique available today for more demanding applications, with variations in pressure and ability to apply most fluids to the sensor package. However, this type of package only generally addresses specific applications and is very expensive. Therefore, there is a need in the industry for a pressure sensor that is compatible with fluid media as well as gaseous media and overcomes the drawbacks mentioned above.
- the present invention comprises a semiconductor pressure sensor compatible with fluid and gaseous media.
- the semiconductor pressure sensor includes a semiconductor die and a silicon cap that is bonded to the semiconductor die, and a pressure port hermetically attached to the semiconductor die.
- the semiconductor die includes a diaphragm that incorporates piezoresistive sensors thereon, and a stress isolation mechanism for isolating the diaphragm from packaging and mounting stresses.
- the silicon cap includes a cavity for allowing the diaphragm to deflect.
- the sensor capsule and pressure port may be incorporated into a plastic housing. In one embodiment, an integral vacuum reference is formed within the cavity.
- the semiconductor die and portions of the package exposed to the fluid media are optionally coated with one or more chemical resistant coatings.
- Figures la and lb illustrate schematic and cross- sectional views of a conventional, commercially available semiconductor pressure sensor.
- Figure 2 illustrates a cross-sectional view of a typical prior art sensor for fluid media compatible applications .
- Figures 3a and 3b illustrate cut-away top and bottom views of a silicon pressure sensor according to one embodiment of the present invention.
- Figure 4a illustrates a cross-sectional view of the silicon pressure sensor of Figures 3a and 3b where the pressure sensor capsule is also over-molded on the wire bonding side.
- Figure 4b illustrates a cross-sectional view of a silicon pressure sensor according to another embodiment of the present invention.
- Figure 5a illustrates a schematic cross section of the sensor die bonded to the silicon cap according to one embodiment of the present invention.
- Figure 5b illustrates a schematic cross-sectional view of a portion of the sensor die and silicon cap of Figure 5a, taken on an expanded scale.
- Figure 6a illustrates a cross-sectional view of a single boss diaphragm configuration of a sensor die according to one embodiment of the present invention.
- Figure 6b illustrates a backside view of the single boss diaphragm configuration of Figure 6a.
- Figure 6c illustrates a cross-sectional view of a single boss diaphragm configuration, according to the embodiment of Figure 6a.
- Figure 7a illustrates a cross-sectional view of a portion of a piezoresistive sensor according to a preferred embodiment of the present invention.
- Figure 7b illustrates a top view of the diffused piezoresistor with epi-pocket isolation according to the embodiment of Figure 7a.
- Figure 7c illustrates a schematic cross section of a diffused piezoresistor in an epi-pocket with a polysilicon shield thereon.
- Figure 7d illustrates a schematic diagram of four diffused piezoresistors formed in a single epi-pocket, where the piezoresistors are connected in a Wheatstone bridge configuration.
- Figures 8a-81 illustrate several exemplary wafer- to-wafer bonding approaches using thermocompression bonding .
- Figure 9 illustrates an exemplary glass film wafer- to-wafer bonding configuration according to another embodiment of the present invention.
- the present invention comprises a fluid media compatible integrated absolute pressure sensor.
- the pressure sensor is based on state of the art technologies including bi-complementary metal-oxide semiconductor (“BiCMOS”) piezoresistive sensors, deep reactive ion etching (“DRIE”) and micro-machining etching techniques, low temperature wafer-to-wafer bonding, and CMOS/EEPROM signal processing for performing digital calibration and compensation.
- BiCMOS bi-complementary metal-oxide semiconductor
- DRIE deep reactive ion etching
- micro-machining etching techniques low temperature wafer-to-wafer bonding
- CMOS/EEPROM signal processing for performing digital calibration and compensation.
- the pressure sensor comprises a sensor capsule having a semiconductor die and a silicon cap bonded together, and a pressure port that is hermetically attached to the semiconductor die.
- the semiconductor die includes a diaphragm that incorporates piezoresistive sensors thereon, and a stress isolation mechanism for isolating the diaphragm from packaging and mounting stresses.
- the silicon cap includes a cavity for allowing the diaphragm to deflect.
- the sensor capsule and pressure port may be incorporated into a plastic housing. In one embodiment, an integral vacuum reference is formed within the cavity. An additional pressure port may be provided for gage or differential pressure measurements .
- An application specific integrated circuit may optionally be mounted on the top of the sensor capsule, which is then over-molded with an encapsulant .
- the ASIC may also be co-fabricated within the sensor capsule.
- the ASIC performs signal processing functions for compensating the electrical signal generated by the sensor (e.g., for temperature and non-linearities).
- An optional media-resistant coating provides additional protection for the sensor capsule and pressure port. The sensor operates from a single supply, providing a fully signal conditioned ratiometric output.
- FIGs 3a and 3b illustrate cut-away top and bottom views of a silicon pressure sensor 100 according to one embodiment of the present invention.
- Figure 4a illustrates a cross-sectional view of the silicon pressure sensor.
- the silicon pressure sensor 100 has a top side 102, housing the electronics of the pressure sensor, and a bottom side 104 which is exposed to pressure media (e.g., gaseous, fluid, etc.).
- the pressure sensor 100 comprises a molded plastic housing 106 which embodies a metal insert 108 (hereinafter referred to as a "pressure port") .
- the housing 106 is made from liquid crystal polymer ("LCP”) plastic materials.
- LCP liquid crystal polymer
- the pressure port 108 is made from Invar 36, kovar, brass or a combination of such materials, with nickel plating, and optionally gold, for providing corrosion resistance and solderability.
- the pressure port 108 is molded into the plastic housing 106. This allows the pressure port 108 to be configured into different shapes and sizes to maintain compatibility with different interfaces.
- the pressure port 108 may be threaded.
- the silicon pressure sensor 100 further comprises a sensor die 110 that includes a diaphragm 112.
- a plurality of piezoresistors (see, e.g., Figure 6b) is disposed on the diaphragm 112 for sensing external pressure and generating an electrical signal responsive thereto.
- the pressure port 108 is hermetically connected to a backside 115 of the sensor die 110 to provide a path for fluids.
- a preform solder washer 114 (ring) , is provided for soldering and hermetically attaching the sensor die 110 directly to the pressure port 108.
- the preform solder washer 114 contains a combination of tin and silver, and preferably 96.5% tin and 3.5% silver having a eutectic melting point of 210°C. In another embodiment, the preform solder washer 114 contains a combination of gold and tin, and preferably 80% gold and 20% tin having a eutectic reflow temperature of 280°C. In yet another embodiment, the washer contains tin and lead.
- the backside 115 of the sensor die 110 may optionally be metallized with chromium and platinum for enhancing solderability and providing protection against exposure to fluids.
- the molded plastic housing 106 also embodies a metal leadframe 116 for externally interconnecting the circuitry contained within the silicon pressure sensor 100.
- the metal leadframe 116 may optionally be made from Alloy 42, and optionally having electroless nickel and gold plating.
- the sensor die 110 is bonded to a silicon cap 118 having a recess that forms a cavity 120 therebetween for allowing the diaphragm 112 to deflect responsive to applied pressure, and for providing a vacuum pressure reference.
- the sensor die 110 is hermetically bonded to the silicon cap 118 at the wafer level prior to dicing to form an integral vacuum reference.
- the silicon cap 118 may be optionally bonded to active electronic circuitry 122 (e.g., an ASIC) for providing amplification and signal correction.
- An exemplary active electronic circuitry includes electronically trimmable circuitry which negates the need for laser trimming.
- the active electronic circuitry 122 may be attached to the silicon cap 118 during assembly, in which case the electronic circuitry 122 need not have the same footprint (die size) . As shown in Figure 3a, the active electronic circuitry 122 includes one or more pads 126 for connecting the active electronic circuitry to the leadframe 116.
- a conformal coating 124 e.g., silicone gel, RTV material 6611, epoxy, or parylene is applied to the topside 102 of the sensor for completing the sensor package and protecting the electronics contained therein.
- Figure 4b illustrates a cross-sectional view of a silicon pressure sensor according to another embodiment of the present invention.
- a second pressure port 109 is attached to the housing 106 (e.g., with RTV, epoxy, etc.) as shown by numeral 125.
- the silicon cap 118 includes a passageway 119 for providing differential or gage pressure measurements .
- a thin film coating 123 such as Teflon, Silicon Nitride, Silicon Carbide, diamond-like films, evaporated or electroless Gold, Nickel, parylene, or gel may be optionally deposited on the inside of the second pressure port 109 and internal surfaces exposed to the pressure media for additional protection.
- the pressure ports 108 and 109 may be configured with various fittings, such as screw threads or barbed ends for tubing.
- Figure 5a illustrates a schematic cross section of the sensor die 110 bonded to the silicon cap 118 according to one embodiment of the present invention.
- the sensor die 110 includes the diaphragm 112 and an integral stress isolation flexible region 130.
- the stress isolation region 130 protects and isolates the diaphragm 112 from thermal and mounting stresses in the peripheral (or frame) region 132 of the sensor die 110.
- the flexible diaphragm 112 includes piezoresistors (see, e.g., Figure 6b) for sensing bending stresses from pressure applied to the diaphragm 112.
- a bond ring 134 is used to hermetically attach the cap 118 to the sensor die 110 and form a vacuum cavity 120 therebetween for providing an absolute pressure reference.
- the bond ring 134 comprising aluminum, gold, or polysilicon, may be formed on the sensor die 110, while the silicon cap 118 may be coated with germanium, uncoated, or gold coated, respectively (see, e.g., Figures 8a-81) .
- the bond is formed at the wafer level by placing the two wafers in physical contact under elevated temperature and pressure.
- active electronic circuitry 128 may be fabricated inside the bond ring 134 of the sensor die 110 and the silicon cap 118, as shown by dashed lines 128. Fabricating the electronic circuitry within the bond ring 134 environmentally protects the same from gaseous and/or fluid media.
- the silicon cap 118 may contain a series of through-the- wafer etched holes for electrically connecting pads on top of the silicon cap 118 (not shown) to circuitry on the sensor die 110.
- Active electronic circuitry may also be fabricated outside of the bond ring 134 (e.g., top side of silicon cap 118) .
- Figure 5b illustrates a schematic cross-sectional view of a portion of the sensor die 110 and silicon cap 118 of Figure 5a, taken on an expanded scale.
- the stress isolation flexible region 130 includes a horizontal member 140 integral with the frame region 132, and a vertical member 142 having a first end integral with a second end of the horizontal member 140, and a second end integral with a rim region 144.
- an oxide layer 146 is formed on the silicon substrate sensor die 110 using, for example, a Silicon Implanted with Oxygen (“SIMOX”) or Bonded and Etched Silicon-on-Insulator (“BESOI”) technique commonly known in the art .
- SIMOX Silicon Implanted with Oxygen
- BESOI Bonded and Etched Silicon-on-Insulator
- the oxide layer 146 provides a suitable etch stop for a bottom side etch.
- a silicon epitaxial layer 148 (e.g., N-) is then deposited, as needed, above the oxide layer 146 to increase the thickness of the diaphragm 112.
- Moderately doped P- type layers 150 and 152 are formed in the epitaxial layer 148.
- a second oxide layer 154 is disposed over the epitaxial layer 148 extending across the width of the sensor die 110. After depositing the second oxide layer 154, the upper trench 156 is formed, as will be described in more detail below.
- the second oxide layer 154 is etched in at least three places including an etch on the outside of the bond ring 134, as shown by numeral 159, and at both sides of the stress isolation region 130, as shown by numerals 160 and 162.
- a pad 136 is placed over the etch 159 outside of the bond ring 134, and a metal interconnect layer 164 is placed between etches 160 and 162.
- the doped P-type layer 150 connects the metal interconnect layer 164 at numeral 160, under the bond ring 134, to the pad 136.
- the doped P-type layer 152 connects the metal interconnect layer 164 at numeral 162 to circuitry in the diaphragm region 112 such as a piezoresistor (see, e.g., Figure 6b) .
- This provides interconnection between the piezoresistors disposed on the diaphragm 112 (and other circuitry inside the bond ring 134) and one or more pads 136 outside of the bond ring 134.
- the second oxide layer 154 also isolates the P- type layer 150 from the eutectic bond ring 134.
- the horizontal and vertical members 140 and 142 are formed by vertically etching upper and lower trenches 156 and 158 from the top and the bottom of the sensor die 110, respectively. A series of silicon and oxide etch steps are utilized to complete the upper trench 156. Formation of the horizontal and vertical members 140 and 142 is achieved using an etching process such as, but not limited or restricted to, DRIE of silicon, a known etching technique which allows deep trenches to be etched in silicon with high aspect ratios and nearly vertical walls on each side of the wafer.
- the pressure- sensitive diaphragm 112 can also be etched using the DRIE technique, and may be done at the same time as the backside etch used to form the horizontal member 140.
- Accuracy in the thickness of the horizontal member 140 and deformable diaphragm 112 is enhanced by the inclusion of the oxide layer 146 at a depth from the top surface equal to the desired thickness of the diaphragm, since the etch rate of such oxide is much slower than that of bulk silicon.
- silicon-on-insulator (“SOI") material is used in cases where a thin, highly uniform diaphragm 112 is desired, standard material (non-SOI) may be used in conjunction with a timed etch to provide a thicker diaphragm.
- the horizontal and vertical members 140 and 142 each have an aspect ratio (length to thickness) of approximately 10 to 1. That is, the length of each member is approximately ten times the thickness of the respective member, thereby providing good flexibility to confine externally generated stresses to the frame region 132 only. Other aspect ratios, as low as 1:1 or greater than 10:1, may be used depending on a number of factors including, but not limited to, the amount of stress that the frame region 132 may be subjected to, the thickness of the diaphragm 112, etc.
- the stress isolation flexible region 130 so formed is integral with the outer frame region 132.
- the horizontal and vertical members 140 and 142 support a nominally rigid rim region 144 with the same providing an isolated, rigid support for the pressure-sensitive diaphragm 112.
- FIG. 6a a cross-sectional view of a single boss diaphragm configuration of a sensor die 210 may be seen.
- the sensor die 210 may incorporate features described above with respect to Figures 3 through 5 (e.g., stress isolation region) .
- the sensor die 210 includes a rim region 212 and a diaphragm 214, which is supported by the rim region 212.
- the diaphragm 214 is exposed to applied pressure on one or both sides (e.g., P- L and/or P 0 ) .
- the diaphragm 214 is substantially planar and includes a nominally rigid member 216 (hereinafter referred to as a "boss”) of increased thickness placed substantially in the mid-section or axis of the pressure sensor 210.
- the diaphragm 214 has a smaller thickness in a region 220 (hereinafter referred to as "thinner region") located between the boss 216 and an inner surface 218 of the rim region 212.
- the boss 216 locally stiffens the diaphragm 214, while focusing bending stresses on the thinner region 220.
- Figure 6b illustrates a backside view of the single boss diaphragm configuration of Figure 6a. This view shows a single boss 216 centrally located on a backside of the diaphragm 214.
- Four piezoresistors 222 1-4 are disposed on the topside of the diaphragm 214 (shown by dashed lines) along a central axis 224, and are connected in a Wheatstone bridge configuration.
- Two of the piezoresistors 222 2 and 222 3 are placed in the thinner region 220 of tensile stress (near the boss 216) , while the other two piezoresistors 222 1 and 222 4 are placed in the thinner region 220 of compressive stress (near the inner surface 218 of the rim 212) with positive pressure applied to the bottom of the diaphragm 214.
- the piezoresistors 222 x _ 4 are all similarly aligned, i.e., they are either all perpendicular to the axis 224 (as depicted) or all parallel to the axis 224. Orienting the piezoresistors 222 1 _ 4 in the same direction cancels out common-mode stress effects due to packaging and mounting stresses while still providing high sensitivity. Axial stresses (horizontal and/or vertical) from packaging and temperature effects vary the resistance values of the four resistors in the same way, thereby canceling such unwanted effects.
- a pressure differential across the diaphragm 214 causes the resistances of the two resistors in opposite legs of the Wheatstone bridge to increase, and the resistances of the other two resistors to decrease, resulting in a differential output voltage of the Wheatstone bridge which is a direct measure of the applied pressure.
- Figure 6c illustrates a cross-sectional view of a single boss diaphragm configuration, according to the embodiment of Figure 6a.
- the sensor die 210 is formed by first depositing or growing an oxide layer 230 on a substrate 232, forming a silicon layer 234 on the oxide layer 230 by a wafer bonding and etch-back technique, and masking and etching the back side 236 of the substrate 232 to form the diaphragm 214.
- the buried oxide layer 230 acts as an automatic etch stop to provide uniformity in the depth of the etch.
- the substrate 232 is etched from the back side 236 using the DRIE technique to form substantially vertical sidewalls of the boss 216.
- the area of the diaphragm 214 may be decreased and/or its thickness may be increased.
- An epitaxial silicon layer for example, may be deposited on the silicon layer 234 to achieve this additional thickness.
- the etch stop oxide layer 230 may not be required.
- the present invention provides improved pressure non-linearity with a large output signal in response to applied pressure, while providing a higher degree of common-mode cancellation of detrimental effects due to temperature, package induced stresses, and mounting stresses.
- the source of non-linearity is typically due to stretching of the mid-plane of the diaphragm with large full-scale diaphragm displacements.
- the boss 216 stiffens the diaphragm, thereby reducing the deflection of the diaphragm which, in turn, improves linearity.
- FIG. 7a illustrates a cross-sectional view of a portion of a piezoresistive sensor 320 according to a preferred embodiment of the present invention.
- the piezoresistive sensor 320 is formed by providing a substrate 321 (e.g., P- type), forming a layer 328 (either P- type or N- type) by ion- implantation on top of the substrate 321 extending across the area of the substrate, or at least a portion thereof such as in the region in which a deformable member 324 (e.g., diaphragm) will be formed, and then depositing an N- epitaxial layer 326 (hereinafter referred to as "epi-layer”) on the layer 328.
- the layer 328 may be locally formed, as shown by numeral 329, prior to depositing the epi-layer 326.
- An N- epi-pocket 330 is formed within the epi-layer 326 by surrounding a part of the epi-layer 326 with a P- sinker diffusion region 332.
- the sinker diffused region 332 extends from the semiconductor surface through the N- epi-layer 326 to the P- buried layer 328, or the substrate which, in the absence of the buried layer, would preferably be a P- substrate.
- a diffused piezoresistor 336 (e.g., P-type) formed in the sub-surface of the epi-pocket 330.
- epi-pockets e.g., four
- each piezoresistor disposed in a separate epi-pocket. In another embodiment, all piezoresistors are disposed in one epi-pocket.
- the substrate 321 is then etched from the bottom side (e.g., using a wet etch) up to the buried layer 328, for example, which acts as an etch stop, to form a deformable diaphragm region 324 and a rim region 322. Consequently, the diaphragm region 324 includes the buried layer 328 and the epi-layer 326 formed on top of the buried layer 328.
- the substrate 321 may be etched from the bottom side short of the layer 328 using a dry etch with possibly a buried oxide etch stop, in which case the diaphragm region 324 will include the epi-layer 326, the buried layer 328, and an oxide layer (not shown) .
- Figure 7b illustrates a top view of the diffused piezoresistor 336 with epi-pocket isolation according to the embodiment of Figure 7a.
- the piezoresistor 336 is comprised of an elongated, diffused region 338, with highly doped P+ contact regions 340 at each end to allow interconnection with the diffused piezoresistor 336. It is important to note that the shape of the piezoresistor 336 may vary.
- the N- epi-pocket 330 surrounds the piezoresistor 336 and includes a diffused N+ contact region 342 for electrically connecting the epi-pocket 330 to a sufficiently high voltage, such as the highest potential on the chip, the highest bridge voltage, or to the highest local potential of the piezoresistor 336. This provides electrical isolation of the piezoresistor 336 in addition to reducing and controlling voltage sensitivity.
- the P- sinker diffused region 332 surrounds the epi-pocket 330.
- a P+ contact region 344 is located in the sinker diffused region 332 for electrically connecting the same to ground.
- Epi-pocket isolation involves providing reverse- biased p-n junctions to isolate active device areas from one another.
- epi- pocket isolation effectively separates the precision piezoresistors from other portions of the piezoresistive sensor 320.
- Junction isolation is achieved by biasing the N- epi-pocket 330 at an electric potential equal to or larger than the voltages at either end of the P-type piezoresistors.
- a P+ contact region 344 allows the P- sinker diffused region 332 to be placed at a low potential or ground, providing additional electrical isolation and an effective case ground.
- the conductivity types of one or more of the substrate 321, buried layer 328, epi-layer 326, sinker diffused region 332, and piezoresistor 336 may be reversed.
- P-type piezoresistors are preferred over N-type piezoresistors.
- the piezoresistive sensor 320 of Figure 7a which includes a P- buried layer 328, N- epi-layer 326, P- sinker diffused region 332, and a P-type piezoresistor 336, may be formed on an N- substrate 321.
- Figure 7c is a schematic cross section of a diffused piezoresistor in an epi-pocket with a polysilicon shield 348 thereon.
- an oxide layer 346 is deposited or grown over the epi-layer 326.
- a conductive layer e.g., polysilicon
- a second oxide layer 350 is then deposited or grown over the polysilicon shield 348.
- the oxide layers are masked and etched to expose the N+ contact region 342 and the P+ contact regions 340, and a metallization layer 352 is deposited and patterned to provide certain circuit interconnects.
- the polysilicon shield 348 This locally connects the polysilicon shield 348 to a P+ contact region 340 of the piezoresistor 336. Consequently, the polysilicon shield 348 is insulated from the piezoresistor by the oxide layer 346, but locally connected to the same potential as one end of the P-type piezoresistor 336 to provide an electrostatic shield over the piezoresistor.
- the polysilicon shield 348 may be connected to the same potential as the epi-pocket 330 or can be grounded. As the N- epi-pocket 330 provides electrical isolation from the bottom and sides of the piezoresistor sensor 320, the polysilicon shield 348 provides electrical isolation from the top.
- the shield 348 may alternatively be composed of, for example, metal, CrSi, NiCr or any semiconductor- compatible metal.
- the polysilicon shield enhances piezoresistor performance by controlling local electric fields, controlling breakdown, and reducing the impact of ionic contamination. In particular, the polysilicon shield provides control of the electrical field distribution in the oxide above the piezoresistor 336, reducing the sensitivity to voltage variations in the biasing circuitry and radiated RFI .
- Figure 7d illustrates a schematic diagram of four diffused piezoresistors formed in a single epi-pocket 362, where the piezoresistors are connected in a Wheatstone bridge configuration.
- the piezoresistors 356 ⁇ -356 4 are formed in a single epi-pocket 362, with the epi-pocket being tied to the bridge connection V b , as shown by connection 364.
- connection 364 Also shown are local polysilicon shields 360 ⁇ -360 4 , which are tied to the higher voltage potential of the corresponding piezoresistors 356 ⁇ -356 4 .
- a single polysilicon shield may be placed over the four piezoresistors and either tied to the bridge potential or to ground.
- the epi-pocket isolation technique provides high performance, reduced leakage, higher temperature operation, improved stability, and direct compatibility with BICMOS processes, particularly when integrated with BICMOS electronics.
- An epi-pocket surrounding one or more piezoresistors reduces the amount of electrical leakage by minimizing the total surface area surrounding the epi pocket and the periphery at the semiconductor- oxide interface.
- This implementation also provides reduced leakage by eliminating leakage components at the sides of a sawed off die as in most conventional sensors. Higher temperature operation is obtained as a consequence of the reduced semiconductor leakage paths, and with careful layout of the epi-pockets, the leakage components are common-mode and therefore rejected by the Wheatstone bridge.
- the piezoresistor is surrounded by a junction isolated N- epi-pocket, which is driven by a low impedance voltage supply, and the N- epi-pocket is further surrounded by a P- sinker diffused region, which can be held at ground potential, protection against detrimental effects of electromagnetic interference and high electric fields is enhanced. Grounding the sinker diffused region and the buried layer is particularly beneficial in the pressure sensor implementation, where electrically conductive fluids may be in direct contact with the back of the silicon die.
- the piezoresistors with epi-pocket isolation are selectively fabricated on a silicon die, which is subsequently micro-machined to form stress-enhancing geometries such as pressure sensor diaphragms or accelerometer flexures .
- the embodiments described herein are compatible with integrated circuit processing, and allow active bipolar and MOS devices to be co-fabricated with the piezoresistor sensor, typically, in a full thickness substrate area, providing a large, buffered output signal with possible on-chip compensation, signal processing, and formatting electronics.
- FIGs 8a-81 illustrate several exemplary wafer- to-wafer bonding approaches using thermocompression bonding (such as, but not limited or restricted to, eutectic bonding) .
- a thin film of germanium 382 is deposited onto a silicon cap wafer 372 and a corresponding aluminum ring 384 is deposited on the sensor die wafer 370 (shown on the field oxide 386) .
- the wafers are aligned in a special fixture and inserted into a wafer-to-wafer bonder. Bonding is performed at elevated temperatures while pressing the wafers together.
- an aluminum-germanium thermocompression bond is used with a eutectic temperature of 424°C.
- a vacuum ambient may be incorporated into the cavities by pumping down the bonding chamber prior to elevating the temperature.
- Figure 8b shows a deposited aluminum film 390 on top of the germanium 382 which provides a protective layer against oxidation of the germanium 382 and allows the same cleaning cycles to be performed on the cap and sensor wafers 370 and 372, respectively.
- a thermal oxide 392 may optionally be incorporated underneath the germanium 382, as shown in Figure 8c, and may optionally be incorporated underneath the germanium 382 and the aluminum film 390, as shown in Figure 8d.
- Figures 8e-8h illustrate a gold-silicon thermocompression bond.
- Figure 8e shows a gold bond ring 394 located on a field oxide 386 of the sensor die wafer 370.
- Figure 8f shows that the gold bond ring 394 of the sensor die wafer 370 may be bonded to a thin film of gold 396 deposited onto the silicon cap wafer 372.
- the gold-silicon eutectic temperature is at 363°C.
- the gold bond ring 394 deposited on the sensor die wafer 370 is bonded to a layer of polysilicon 398, which is deposited on a layer of thermal oxide 400, of the cap wafer 372.
- Figure 8h shows a layer of thermal oxide 400 optionally incorporated underneath the gold layer 396 on the silicon cap wafer 372.
- a polysilicon bond ring 402 is provided on the sensor die wafer 370 with a field oxide 386 incorporated therebetween, as shown in Figure 8i.
- a layer of gold 396 is deposited on the silicon cap wafer 372 to complete the thermocompression wafer-to-wafer bonding materials.
- a variation of Figure 8i includes depositing a layer of gold 394 on top of the polysilicon 402, as shown in Figure 8j .
- a further variation of Figure 8i includes incorporating a layer of thermal oxide 392 underneath the gold layer 396 of the silicon cap wafer 372, as shown in Figure 8k.
- Figure 81 shows the combination of the thermocompression bonding material of the sensor die wafer 370 of Figure 8j and thermocompression bonding material of the silicon cap wafer 372 of Figure 8k. Additional adhesion layers and barrier layers may also be included.
- Figure 9 illustrates an exemplary glass film wafer- to-wafer bonding configuration according to another embodiment of the present invention.
- a low temperature glass film 404 such as a borophosphosilicate glass, which provides a good seal over underlying metal traces and active devices, is attached to the silicon cap wafer 372.
- the silicon cap wafer 372 is then pressed onto the sensor die wafer 370 at an elevated temperature, thereby forming a nonconducting seal over metal interconnections (not shown) .
- the bonding techniques described above solve numerous packaging problems by providing an integral vacuum reference, integral stress isolation flexible region, and compatibility with co-fabricated integrated electronic circuits for a single-chip solution without the requirement for laser trimming.
- the present invention further includes an optional coating to eliminate costly barrier diaphragms and optional through-wafer vias for top side and/or bottom side interconnection as a surface mounted or ball grid array component .
Abstract
A semiconductor pressure sensor compatible with fluid and gaseous media applications is described. The semiconductor pressure sensor includes a sensor capsule having a semiconductor die and a silicon cap that is bonded to the semiconductor die. The semiconductor die includes a diaphragm that incorporates piezoresistive sensors thereon, and a stress isolation mechanism for isolating the diaphragm from packaging and mounting stresses. The silicon cap includes a cavity for allowing the diaphragm to deflect. The semiconductor pressure sensor further includes a pressure port that is hermetically attached to the semiconductor die. The sensor capsule and pressure port may be incorporated into a plastic housing. In one embodiment, the silicon cap is bonded to the semiconductor die to form an integral pressure reference. In an alternative embodiment, a second pressure port is provided for allowing gage or differential pressure measurements. A technique for incorporating the piezoresistive sensors is also described.
Description
COMPENSATED SEMICONDUCTOR PRESSURE
SENSOR
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to pressure sensors, and specifically, to fluid media compatible integrated pressure sensors .
2. Background Information
Figure la illustrates a schematic view of a conventional, commercially available semiconductor pressure sensor 1, which is a Motorola™ MPX4100 pressure sensor. This device integrates a silicon sensor, bipolar operational amplifier circuitry, and thin film resistor networks to provide an output signal and temperature compensation on a single die. As shown, the pressure sensor 1 includes a sensing element 2, a thin film temperature compensation and first gain stage 3, and a second gain stage and ground reference shift circuitry 4. A vacuum is sealed behind the sensor diaphragm, providing a pressure reference.
Figure lb illustrates a cross-sectional view of the conventional pressure sensor 1 of Figure la. Referring to Figure IB, the pressure sensor 1 includes a die 5 having a diaphragm 6 and is attached to a backing wafer 7 to form a sealed vacuum reference cavity 8. The backing wafer 7 is attached to an epoxy plastic case 9 by way of a die bond, as shown by numeral 10. The die 5 is interconnected to a leadframe 11 by way of one or more wire bonds 12. A metal or plastic cap 13 having an opening 14 is mounted to the case 9, for directing
external pressure to the sensor. The case 9 has a second opening 15 on the opposite side of the opening 14 with an associated hole through the backing wafer 7 for gage or differential pressure sensing. A fluoro or silicone gel 16 is coated over the die 5 to provide a minimal amount of protection for the die surface and wire bonds 12 from harsh environments, while allowing the pressure signal to be transmitted to the diaphragm 6.
However, the pressure sensor 1 has a primary drawback in that its operating characteristics are based on use of dry air as the pressure media. Media other than dry air may have adverse effects on sensor performance and long-term stability.
Figure 2 is a typical prior art sensor 20 for fluid media compatible applications. The sensor package 20 includes a sensor die 21 which is placed in a metal housing 22 with hermetic glass feed-through pins 23. The sensor die 21 has an integral glass or silicon constraint bottom 24 which provides a sealing cavity 25 therebetween for vacuum reference and stress isolation from the housing. The die attach material is typically a soft material such as RTV. A metal diaphragm 26 is welded to the metal housing 22 and an inside cavity 27 formed therein is filled with oil to allow transfer of pressure to the sensor die 21. This configuration isolates the sensor die 21 from the fluid media. The use of the metal diaphragm is the primary packaging technique available today for more demanding applications, with variations in pressure and ability to apply most fluids to the sensor package. However, this type of package only generally addresses specific applications and is very expensive.
Therefore, there is a need in the industry for a pressure sensor that is compatible with fluid media as well as gaseous media and overcomes the drawbacks mentioned above.
SUMMARY OF THE INVENTION
The present invention comprises a semiconductor pressure sensor compatible with fluid and gaseous media. The semiconductor pressure sensor includes a semiconductor die and a silicon cap that is bonded to the semiconductor die, and a pressure port hermetically attached to the semiconductor die. The semiconductor die includes a diaphragm that incorporates piezoresistive sensors thereon, and a stress isolation mechanism for isolating the diaphragm from packaging and mounting stresses. The silicon cap includes a cavity for allowing the diaphragm to deflect. The sensor capsule and pressure port may be incorporated into a plastic housing. In one embodiment, an integral vacuum reference is formed within the cavity. The semiconductor die and portions of the package exposed to the fluid media are optionally coated with one or more chemical resistant coatings.
BRIEF DESCRIPTION OF THE DRAWINGS
Figures la and lb illustrate schematic and cross- sectional views of a conventional, commercially available semiconductor pressure sensor.
Figure 2 illustrates a cross-sectional view of a typical prior art sensor for fluid media compatible applications .
Figures 3a and 3b illustrate cut-away top and bottom views of a silicon pressure sensor according to one embodiment of the present invention.
Figure 4a illustrates a cross-sectional view of the silicon pressure sensor of Figures 3a and 3b where the pressure sensor capsule is also over-molded on the wire bonding side.
Figure 4b illustrates a cross-sectional view of a silicon pressure sensor according to another embodiment of the present invention.
Figure 5a illustrates a schematic cross section of the sensor die bonded to the silicon cap according to one embodiment of the present invention.
Figure 5b illustrates a schematic cross-sectional view of a portion of the sensor die and silicon cap of Figure 5a, taken on an expanded scale.
Figure 6a illustrates a cross-sectional view of a single boss diaphragm configuration of a sensor die according to one embodiment of the present invention.
Figure 6b illustrates a backside view of the single boss diaphragm configuration of Figure 6a.
Figure 6c illustrates a cross-sectional view of a single boss diaphragm configuration, according to the embodiment of Figure 6a.
Figure 7a illustrates a cross-sectional view of a portion of a piezoresistive sensor according to a preferred embodiment of the present invention.
Figure 7b illustrates a top view of the diffused piezoresistor with epi-pocket isolation according to the embodiment of Figure 7a.
Figure 7c illustrates a schematic cross section of a diffused piezoresistor in an epi-pocket with a polysilicon shield thereon.
Figure 7d illustrates a schematic diagram of four diffused piezoresistors formed in a single epi-pocket, where the piezoresistors are connected in a Wheatstone bridge configuration.
Figures 8a-81 illustrate several exemplary wafer- to-wafer bonding approaches using thermocompression bonding .
Figure 9 illustrates an exemplary glass film wafer- to-wafer bonding configuration according to another embodiment of the present invention.
DETAILED DESCRIPTION
The present invention comprises a fluid media compatible integrated absolute pressure sensor. The pressure sensor is based on state of the art technologies including bi-complementary metal-oxide semiconductor ("BiCMOS") piezoresistive sensors, deep reactive ion etching ("DRIE") and micro-machining etching techniques, low temperature wafer-to-wafer bonding, and CMOS/EEPROM signal processing for performing digital calibration and compensation.
The pressure sensor comprises a sensor capsule having a semiconductor die and a silicon cap bonded together, and a pressure port that is hermetically attached to the semiconductor die. The semiconductor die includes a diaphragm that incorporates piezoresistive sensors thereon, and a stress isolation mechanism for isolating the diaphragm from packaging and mounting stresses. The silicon cap includes a cavity
for allowing the diaphragm to deflect. The sensor capsule and pressure port may be incorporated into a plastic housing. In one embodiment, an integral vacuum reference is formed within the cavity. An additional pressure port may be provided for gage or differential pressure measurements .
An application specific integrated circuit ("ASIC") may optionally be mounted on the top of the sensor capsule, which is then over-molded with an encapsulant . The ASIC may also be co-fabricated within the sensor capsule. The ASIC performs signal processing functions for compensating the electrical signal generated by the sensor (e.g., for temperature and non-linearities). An optional media-resistant coating provides additional protection for the sensor capsule and pressure port. The sensor operates from a single supply, providing a fully signal conditioned ratiometric output.
Figures 3a and 3b illustrate cut-away top and bottom views of a silicon pressure sensor 100 according to one embodiment of the present invention. Figure 4a illustrates a cross-sectional view of the silicon pressure sensor. Referring to Figures 3a, 3b, and 4a, the silicon pressure sensor 100 has a top side 102, housing the electronics of the pressure sensor, and a bottom side 104 which is exposed to pressure media (e.g., gaseous, fluid, etc.). The pressure sensor 100 comprises a molded plastic housing 106 which embodies a metal insert 108 (hereinafter referred to as a "pressure port") . In one embodiment, the housing 106 is made from liquid crystal polymer ("LCP") plastic materials. The pressure port 108 is made from Invar 36, kovar, brass or a combination of such materials, with nickel plating, and optionally gold, for providing corrosion resistance and solderability. Alternatively, the pressure port 108
is molded into the plastic housing 106. This allows the pressure port 108 to be configured into different shapes and sizes to maintain compatibility with different interfaces. In yet another embodiment, the pressure port 108 may be threaded.
The silicon pressure sensor 100 further comprises a sensor die 110 that includes a diaphragm 112. A plurality of piezoresistors (see, e.g., Figure 6b) is disposed on the diaphragm 112 for sensing external pressure and generating an electrical signal responsive thereto. The pressure port 108 is hermetically connected to a backside 115 of the sensor die 110 to provide a path for fluids. A preform solder washer 114 (ring) , is provided for soldering and hermetically attaching the sensor die 110 directly to the pressure port 108. In one embodiment, the preform solder washer 114 contains a combination of tin and silver, and preferably 96.5% tin and 3.5% silver having a eutectic melting point of 210°C. In another embodiment, the preform solder washer 114 contains a combination of gold and tin, and preferably 80% gold and 20% tin having a eutectic reflow temperature of 280°C. In yet another embodiment, the washer contains tin and lead. The backside 115 of the sensor die 110 may optionally be metallized with chromium and platinum for enhancing solderability and providing protection against exposure to fluids. The molded plastic housing 106 also embodies a metal leadframe 116 for externally interconnecting the circuitry contained within the silicon pressure sensor 100. The metal leadframe 116 may optionally be made from Alloy 42, and optionally having electroless nickel and gold plating.
The sensor die 110 is bonded to a silicon cap 118 having a recess that forms a cavity 120 therebetween for
allowing the diaphragm 112 to deflect responsive to applied pressure, and for providing a vacuum pressure reference. Preferably, the sensor die 110 is hermetically bonded to the silicon cap 118 at the wafer level prior to dicing to form an integral vacuum reference. The silicon cap 118 may be optionally bonded to active electronic circuitry 122 (e.g., an ASIC) for providing amplification and signal correction. An exemplary active electronic circuitry includes electronically trimmable circuitry which negates the need for laser trimming. The active electronic circuitry 122 may be attached to the silicon cap 118 during assembly, in which case the electronic circuitry 122 need not have the same footprint (die size) . As shown in Figure 3a, the active electronic circuitry 122 includes one or more pads 126 for connecting the active electronic circuitry to the leadframe 116. A conformal coating 124 (e.g., silicone gel, RTV material 6611, epoxy, or parylene) is applied to the topside 102 of the sensor for completing the sensor package and protecting the electronics contained therein.
Figure 4b illustrates a cross-sectional view of a silicon pressure sensor according to another embodiment of the present invention. In this embodiment, a second pressure port 109 is attached to the housing 106 (e.g., with RTV, epoxy, etc.) as shown by numeral 125. The silicon cap 118 includes a passageway 119 for providing differential or gage pressure measurements . A thin film coating 123 such as Teflon, Silicon Nitride, Silicon Carbide, diamond-like films, evaporated or electroless Gold, Nickel, parylene, or gel may be optionally deposited on the inside of the second pressure port 109 and internal surfaces exposed to the pressure media for additional protection. The pressure ports 108 and 109
may be configured with various fittings, such as screw threads or barbed ends for tubing.
Figure 5a illustrates a schematic cross section of the sensor die 110 bonded to the silicon cap 118 according to one embodiment of the present invention. As shown in Figure 5a, the sensor die 110 includes the diaphragm 112 and an integral stress isolation flexible region 130. The stress isolation region 130 protects and isolates the diaphragm 112 from thermal and mounting stresses in the peripheral (or frame) region 132 of the sensor die 110. The flexible diaphragm 112 includes piezoresistors (see, e.g., Figure 6b) for sensing bending stresses from pressure applied to the diaphragm 112. A bond ring 134 is used to hermetically attach the cap 118 to the sensor die 110 and form a vacuum cavity 120 therebetween for providing an absolute pressure reference. By way of illustration, the bond ring 134, comprising aluminum, gold, or polysilicon, may be formed on the sensor die 110, while the silicon cap 118 may be coated with germanium, uncoated, or gold coated, respectively (see, e.g., Figures 8a-81) . The bond is formed at the wafer level by placing the two wafers in physical contact under elevated temperature and pressure.
In addition to or in lieu of the active electronic circuitry 122 shown in Figure 4a, active electronic circuitry 128 may be fabricated inside the bond ring 134 of the sensor die 110 and the silicon cap 118, as shown by dashed lines 128. Fabricating the electronic circuitry within the bond ring 134 environmentally protects the same from gaseous and/or fluid media. The silicon cap 118 may contain a series of through-the- wafer etched holes for electrically connecting pads on top of the silicon cap 118 (not shown) to circuitry on
the sensor die 110. Active electronic circuitry may also be fabricated outside of the bond ring 134 (e.g., top side of silicon cap 118) .
Figure 5b illustrates a schematic cross-sectional view of a portion of the sensor die 110 and silicon cap 118 of Figure 5a, taken on an expanded scale. As shown in Figure 5b, the stress isolation flexible region 130 includes a horizontal member 140 integral with the frame region 132, and a vertical member 142 having a first end integral with a second end of the horizontal member 140, and a second end integral with a rim region 144. Prior to formation of the horizontal and vertical members 140 and 142, and the diaphragm 112, an oxide layer 146 is formed on the silicon substrate sensor die 110 using, for example, a Silicon Implanted with Oxygen ("SIMOX") or Bonded and Etched Silicon-on-Insulator ("BESOI") technique commonly known in the art . The oxide layer 146 provides a suitable etch stop for a bottom side etch. A silicon epitaxial layer 148 (e.g., N-) is then deposited, as needed, above the oxide layer 146 to increase the thickness of the diaphragm 112. Moderately doped P- type layers 150 and 152 are formed in the epitaxial layer 148.
A second oxide layer 154 is disposed over the epitaxial layer 148 extending across the width of the sensor die 110. After depositing the second oxide layer 154, the upper trench 156 is formed, as will be described in more detail below. The second oxide layer 154 is etched in at least three places including an etch on the outside of the bond ring 134, as shown by numeral 159, and at both sides of the stress isolation region 130, as shown by numerals 160 and 162. A pad 136 is placed over the etch 159 outside of the bond ring 134, and a metal interconnect layer 164 is placed between
etches 160 and 162. The doped P-type layer 150 connects the metal interconnect layer 164 at numeral 160, under the bond ring 134, to the pad 136. The doped P-type layer 152 connects the metal interconnect layer 164 at numeral 162 to circuitry in the diaphragm region 112 such as a piezoresistor (see, e.g., Figure 6b) . This provides interconnection between the piezoresistors disposed on the diaphragm 112 (and other circuitry inside the bond ring 134) and one or more pads 136 outside of the bond ring 134. The second oxide layer 154 also isolates the P- type layer 150 from the eutectic bond ring 134.
The horizontal and vertical members 140 and 142 are formed by vertically etching upper and lower trenches 156 and 158 from the top and the bottom of the sensor die 110, respectively. A series of silicon and oxide etch steps are utilized to complete the upper trench 156. Formation of the horizontal and vertical members 140 and 142 is achieved using an etching process such as, but not limited or restricted to, DRIE of silicon, a known etching technique which allows deep trenches to be etched in silicon with high aspect ratios and nearly vertical walls on each side of the wafer. The pressure- sensitive diaphragm 112 can also be etched using the DRIE technique, and may be done at the same time as the backside etch used to form the horizontal member 140.
Accuracy in the thickness of the horizontal member 140 and deformable diaphragm 112 is enhanced by the inclusion of the oxide layer 146 at a depth from the top surface equal to the desired thickness of the diaphragm, since the etch rate of such oxide is much slower than that of bulk silicon. Though silicon-on-insulator ("SOI") material is used in cases where a thin, highly uniform diaphragm 112 is desired, standard material
(non-SOI) may be used in conjunction with a timed etch to provide a thicker diaphragm.
In one embodiment, the horizontal and vertical members 140 and 142 each have an aspect ratio (length to thickness) of approximately 10 to 1. That is, the length of each member is approximately ten times the thickness of the respective member, thereby providing good flexibility to confine externally generated stresses to the frame region 132 only. Other aspect ratios, as low as 1:1 or greater than 10:1, may be used depending on a number of factors including, but not limited to, the amount of stress that the frame region 132 may be subjected to, the thickness of the diaphragm 112, etc. The stress isolation flexible region 130 so formed is integral with the outer frame region 132. The horizontal and vertical members 140 and 142 support a nominally rigid rim region 144 with the same providing an isolated, rigid support for the pressure-sensitive diaphragm 112.
Referring now to Figure 6a, a cross-sectional view of a single boss diaphragm configuration of a sensor die 210 may be seen. This is an alternative embodiment of the diaphragm 112 shown in Figure 4a. The sensor die 210 may incorporate features described above with respect to Figures 3 through 5 (e.g., stress isolation region) . In this embodiment, the sensor die 210 includes a rim region 212 and a diaphragm 214, which is supported by the rim region 212. The diaphragm 214 is exposed to applied pressure on one or both sides (e.g., P-L and/or P0) . The diaphragm 214 is substantially planar and includes a nominally rigid member 216 (hereinafter referred to as a "boss") of increased thickness placed substantially in the mid-section or axis of the pressure sensor 210. The diaphragm 214 has a smaller thickness
in a region 220 (hereinafter referred to as "thinner region") located between the boss 216 and an inner surface 218 of the rim region 212. The boss 216 locally stiffens the diaphragm 214, while focusing bending stresses on the thinner region 220.
Figure 6b illustrates a backside view of the single boss diaphragm configuration of Figure 6a. This view shows a single boss 216 centrally located on a backside of the diaphragm 214. Four piezoresistors 2221-4 are disposed on the topside of the diaphragm 214 (shown by dashed lines) along a central axis 224, and are connected in a Wheatstone bridge configuration. Two of the piezoresistors 2222 and 2223 are placed in the thinner region 220 of tensile stress (near the boss 216) , while the other two piezoresistors 2221 and 2224 are placed in the thinner region 220 of compressive stress (near the inner surface 218 of the rim 212) with positive pressure applied to the bottom of the diaphragm 214.
The piezoresistors 222x_4 are all similarly aligned, i.e., they are either all perpendicular to the axis 224 (as depicted) or all parallel to the axis 224. Orienting the piezoresistors 2221_4 in the same direction cancels out common-mode stress effects due to packaging and mounting stresses while still providing high sensitivity. Axial stresses (horizontal and/or vertical) from packaging and temperature effects vary the resistance values of the four resistors in the same way, thereby canceling such unwanted effects. A pressure differential across the diaphragm 214 causes the resistances of the two resistors in opposite legs of the Wheatstone bridge to increase, and the resistances of the other two resistors to decrease, resulting in a
differential output voltage of the Wheatstone bridge which is a direct measure of the applied pressure.
Figure 6c illustrates a cross-sectional view of a single boss diaphragm configuration, according to the embodiment of Figure 6a. Referring to Figure 6c, the sensor die 210 is formed by first depositing or growing an oxide layer 230 on a substrate 232, forming a silicon layer 234 on the oxide layer 230 by a wafer bonding and etch-back technique, and masking and etching the back side 236 of the substrate 232 to form the diaphragm 214. The buried oxide layer 230 acts as an automatic etch stop to provide uniformity in the depth of the etch. In a preferred embodiment, the substrate 232 is etched from the back side 236 using the DRIE technique to form substantially vertical sidewalls of the boss 216. For high-pressure designs, the area of the diaphragm 214 may be decreased and/or its thickness may be increased. An epitaxial silicon layer, for example, may be deposited on the silicon layer 234 to achieve this additional thickness. For higher pressure ranges, where the diaphragm 214 is thicker, the etch stop oxide layer 230 may not be required.
The present invention provides improved pressure non-linearity with a large output signal in response to applied pressure, while providing a higher degree of common-mode cancellation of detrimental effects due to temperature, package induced stresses, and mounting stresses. The source of non-linearity is typically due to stretching of the mid-plane of the diaphragm with large full-scale diaphragm displacements. The boss 216 stiffens the diaphragm, thereby reducing the deflection of the diaphragm which, in turn, improves linearity.
Figure 7a illustrates a cross-sectional view of a portion of a piezoresistive sensor 320 according to a
preferred embodiment of the present invention. In this embodiment, the piezoresistive sensor 320 is formed by providing a substrate 321 (e.g., P- type), forming a layer 328 (either P- type or N- type) by ion- implantation on top of the substrate 321 extending across the area of the substrate, or at least a portion thereof such as in the region in which a deformable member 324 (e.g., diaphragm) will be formed, and then depositing an N- epitaxial layer 326 (hereinafter referred to as "epi-layer") on the layer 328. The layer 328 may be locally formed, as shown by numeral 329, prior to depositing the epi-layer 326.
An N- epi-pocket 330 is formed within the epi-layer 326 by surrounding a part of the epi-layer 326 with a P- sinker diffusion region 332. The sinker diffused region 332 extends from the semiconductor surface through the N- epi-layer 326 to the P- buried layer 328, or the substrate which, in the absence of the buried layer, would preferably be a P- substrate. Also shown is a diffused piezoresistor 336 (e.g., P-type) formed in the sub-surface of the epi-pocket 330. Several epi-pockets (e.g., four) may be formed in the deformable member or diaphragm region 324, with each piezoresistor disposed in a separate epi-pocket. In another embodiment, all piezoresistors are disposed in one epi-pocket.
The substrate 321 is then etched from the bottom side (e.g., using a wet etch) up to the buried layer 328, for example, which acts as an etch stop, to form a deformable diaphragm region 324 and a rim region 322. Consequently, the diaphragm region 324 includes the buried layer 328 and the epi-layer 326 formed on top of the buried layer 328. In another embodiment, the substrate 321 may be etched from the bottom side short of the layer 328 using a dry etch with possibly a buried
oxide etch stop, in which case the diaphragm region 324 will include the epi-layer 326, the buried layer 328, and an oxide layer (not shown) .
Figure 7b illustrates a top view of the diffused piezoresistor 336 with epi-pocket isolation according to the embodiment of Figure 7a. Referring to Figures 7a and 7b, the piezoresistor 336 is comprised of an elongated, diffused region 338, with highly doped P+ contact regions 340 at each end to allow interconnection with the diffused piezoresistor 336. It is important to note that the shape of the piezoresistor 336 may vary. The N- epi-pocket 330 surrounds the piezoresistor 336 and includes a diffused N+ contact region 342 for electrically connecting the epi-pocket 330 to a sufficiently high voltage, such as the highest potential on the chip, the highest bridge voltage, or to the highest local potential of the piezoresistor 336. This provides electrical isolation of the piezoresistor 336 in addition to reducing and controlling voltage sensitivity. The P- sinker diffused region 332 surrounds the epi-pocket 330. A P+ contact region 344 is located in the sinker diffused region 332 for electrically connecting the same to ground.
Epi-pocket isolation involves providing reverse- biased p-n junctions to isolate active device areas from one another. In this particular implementation, epi- pocket isolation effectively separates the precision piezoresistors from other portions of the piezoresistive sensor 320. Junction isolation is achieved by biasing the N- epi-pocket 330 at an electric potential equal to or larger than the voltages at either end of the P-type piezoresistors. A P+ contact region 344 allows the P- sinker diffused region 332 to be placed at a low
potential or ground, providing additional electrical isolation and an effective case ground.
Alternatively, the conductivity types of one or more of the substrate 321, buried layer 328, epi-layer 326, sinker diffused region 332, and piezoresistor 336 may be reversed. In the preferred embodiment, P-type piezoresistors are preferred over N-type piezoresistors. It is to be appreciated that the piezoresistive sensor 320 of Figure 7a, which includes a P- buried layer 328, N- epi-layer 326, P- sinker diffused region 332, and a P-type piezoresistor 336, may be formed on an N- substrate 321.
Figure 7c is a schematic cross section of a diffused piezoresistor in an epi-pocket with a polysilicon shield 348 thereon. After the piezoresistors are formed, an oxide layer 346 is deposited or grown over the epi-layer 326. Then, a conductive layer (e.g., polysilicon) is deposited and patterned to form a polysilicon shield 348 over the oxide layer 346 between the P+ contact regions 340. A second oxide layer 350 is then deposited or grown over the polysilicon shield 348. The oxide layers are masked and etched to expose the N+ contact region 342 and the P+ contact regions 340, and a metallization layer 352 is deposited and patterned to provide certain circuit interconnects. This locally connects the polysilicon shield 348 to a P+ contact region 340 of the piezoresistor 336. Consequently, the polysilicon shield 348 is insulated from the piezoresistor by the oxide layer 346, but locally connected to the same potential as one end of the P-type piezoresistor 336 to provide an electrostatic shield over the piezoresistor.
In another embodiment, the polysilicon shield 348 may be connected to the same potential as the epi-pocket
330 or can be grounded. As the N- epi-pocket 330 provides electrical isolation from the bottom and sides of the piezoresistor sensor 320, the polysilicon shield 348 provides electrical isolation from the top. The shield 348 may alternatively be composed of, for example, metal, CrSi, NiCr or any semiconductor- compatible metal. The polysilicon shield enhances piezoresistor performance by controlling local electric fields, controlling breakdown, and reducing the impact of ionic contamination. In particular, the polysilicon shield provides control of the electrical field distribution in the oxide above the piezoresistor 336, reducing the sensitivity to voltage variations in the biasing circuitry and radiated RFI .
Figure 7d illustrates a schematic diagram of four diffused piezoresistors formed in a single epi-pocket 362, where the piezoresistors are connected in a Wheatstone bridge configuration. Referring to Figure 7d, the piezoresistors 356ι-3564 are formed in a single epi-pocket 362, with the epi-pocket being tied to the bridge connection Vb, as shown by connection 364. Also shown are local polysilicon shields 360ι-3604, which are tied to the higher voltage potential of the corresponding piezoresistors 356ι-3564. Alternatively, a single polysilicon shield may be placed over the four piezoresistors and either tied to the bridge potential or to ground.
The epi-pocket isolation technique provides high performance, reduced leakage, higher temperature operation, improved stability, and direct compatibility with BICMOS processes, particularly when integrated with BICMOS electronics. An epi-pocket surrounding one or more piezoresistors reduces the amount of electrical leakage by minimizing the total surface area surrounding
the epi pocket and the periphery at the semiconductor- oxide interface. This implementation also provides reduced leakage by eliminating leakage components at the sides of a sawed off die as in most conventional sensors. Higher temperature operation is obtained as a consequence of the reduced semiconductor leakage paths, and with careful layout of the epi-pockets, the leakage components are common-mode and therefore rejected by the Wheatstone bridge.
Since the piezoresistor is surrounded by a junction isolated N- epi-pocket, which is driven by a low impedance voltage supply, and the N- epi-pocket is further surrounded by a P- sinker diffused region, which can be held at ground potential, protection against detrimental effects of electromagnetic interference and high electric fields is enhanced. Grounding the sinker diffused region and the buried layer is particularly beneficial in the pressure sensor implementation, where electrically conductive fluids may be in direct contact with the back of the silicon die.
The piezoresistors with epi-pocket isolation are selectively fabricated on a silicon die, which is subsequently micro-machined to form stress-enhancing geometries such as pressure sensor diaphragms or accelerometer flexures . The embodiments described herein are compatible with integrated circuit processing, and allow active bipolar and MOS devices to be co-fabricated with the piezoresistor sensor, typically, in a full thickness substrate area, providing a large, buffered output signal with possible on-chip compensation, signal processing, and formatting electronics.
Figures 8a-81 illustrate several exemplary wafer- to-wafer bonding approaches using thermocompression
bonding (such as, but not limited or restricted to, eutectic bonding) . As shown in Figure 8a, a thin film of germanium 382 is deposited onto a silicon cap wafer 372 and a corresponding aluminum ring 384 is deposited on the sensor die wafer 370 (shown on the field oxide 386) . After surface cleaning, the wafers are aligned in a special fixture and inserted into a wafer-to-wafer bonder. Bonding is performed at elevated temperatures while pressing the wafers together. In one embodiment, an aluminum-germanium thermocompression bond is used with a eutectic temperature of 424°C. A vacuum ambient may be incorporated into the cavities by pumping down the bonding chamber prior to elevating the temperature. When the wafers are bonded, predefined recesses and cavities are formed in regions, as shown by numerals 374 and 376.
Figure 8b shows a deposited aluminum film 390 on top of the germanium 382 which provides a protective layer against oxidation of the germanium 382 and allows the same cleaning cycles to be performed on the cap and sensor wafers 370 and 372, respectively. A thermal oxide 392 may optionally be incorporated underneath the germanium 382, as shown in Figure 8c, and may optionally be incorporated underneath the germanium 382 and the aluminum film 390, as shown in Figure 8d.
Figures 8e-8h illustrate a gold-silicon thermocompression bond. Figure 8e shows a gold bond ring 394 located on a field oxide 386 of the sensor die wafer 370. Figure 8f shows that the gold bond ring 394 of the sensor die wafer 370 may be bonded to a thin film of gold 396 deposited onto the silicon cap wafer 372. In one embodiment, the gold-silicon eutectic temperature is at 363°C. In an alternative embodiment, as shown in Figure 8g, the gold bond ring 394 deposited on the
sensor die wafer 370 is bonded to a layer of polysilicon 398, which is deposited on a layer of thermal oxide 400, of the cap wafer 372. Figure 8h shows a layer of thermal oxide 400 optionally incorporated underneath the gold layer 396 on the silicon cap wafer 372.
In yet another embodiment, a polysilicon bond ring 402 is provided on the sensor die wafer 370 with a field oxide 386 incorporated therebetween, as shown in Figure 8i. In this embodiment, a layer of gold 396 is deposited on the silicon cap wafer 372 to complete the thermocompression wafer-to-wafer bonding materials. A variation of Figure 8i includes depositing a layer of gold 394 on top of the polysilicon 402, as shown in Figure 8j . A further variation of Figure 8i includes incorporating a layer of thermal oxide 392 underneath the gold layer 396 of the silicon cap wafer 372, as shown in Figure 8k. Figure 81 shows the combination of the thermocompression bonding material of the sensor die wafer 370 of Figure 8j and thermocompression bonding material of the silicon cap wafer 372 of Figure 8k. Additional adhesion layers and barrier layers may also be included.
Figure 9 illustrates an exemplary glass film wafer- to-wafer bonding configuration according to another embodiment of the present invention. In this embodiment, a low temperature glass film 404, such as a borophosphosilicate glass, which provides a good seal over underlying metal traces and active devices, is attached to the silicon cap wafer 372. The silicon cap wafer 372 is then pressed onto the sensor die wafer 370 at an elevated temperature, thereby forming a nonconducting seal over metal interconnections (not shown) .
The bonding techniques described above solve numerous packaging problems by providing an integral
vacuum reference, integral stress isolation flexible region, and compatibility with co-fabricated integrated electronic circuits for a single-chip solution without the requirement for laser trimming. The present invention further includes an optional coating to eliminate costly barrier diaphragms and optional through-wafer vias for top side and/or bottom side interconnection as a surface mounted or ball grid array component .
While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art.
Claims
1. A semiconductor pressure sensor, comprising: a sensor capsule; and a pressure port hermetically attached to the sensor capsule.
2. The semiconductor pressure sensor of claim 1 wherein the sensor capsule includes a semiconductor die and a silicon cap that is bonded to the semiconductor die.
3. The semiconductor pressure sensor of claim 2, wherein the silicon cap is bonded to the semiconductor die at a temperature ranging between 25°C and 550°C.
4. The semiconductor pressure sensor of claim 2, wherein the silicon cap is bonded to the semiconductor die using aluminum and germanium.
5. The semiconductor pressure sensor of claim 2, wherein the silicon cap is bonded to the semiconductor die using gold and polycrystalline silicon.
6. The semiconductor pressure sensor of claim 2, wherein the silicon cap is bonded to the semiconductor die using gold and single-crystal silicon.
7. The semiconductor pressure sensor of claim 2, wherein the silicon cap is bonded to the semiconductor die using a glass bond.
8. The semiconductor pressure sensor of claim 1, wherein the pressure port is hermetically attached to the semiconductor capsule with a eutectic solder that includes gold and tin.
9. The semiconductor pressure sensor of claim 1, wherein pressure port is hermetically attached to the semiconductor capsule with a eutectic solder that includes tin and silver.
10. The semiconductor pressure sensor of claim 2 wherein the semiconductor die includes a diaphragm region and the silicon cap includes a cavity for allowing the diaphragm to deflect within the cavity.
11. The semiconductor pressure sensor of claim 10 wherein the cavity contains a vacuum.
12. The semiconductor pressure sensor of claim 10 further comprising an additional pressure port for providing gage or differential pressure measurements.
13. The semiconductor pressure sensor of claim 1, wherein the pressure port is molded into a plastic housing.
14. The semiconductor pressure sensor of claim 1, further comprising an active electronic circuit mounted on the semiconductor capsule opposite the pressure port.
15. The semiconductor pressure sensor of claim 14, wherein the active electronic circuit includes one or more of the following circuits: an electronic trimming circuit, a calibration circuit, and a signal conditioning circuit.
16. The semiconductor pressure sensor of claim 1 further comprising integrated circuitry co-fabricated within the sensor capsule.
17. The semiconductor pressure sensor of claim 2, wherein the semiconductor die includes an integral stress isolation region.
18. The semiconductor pressure sensor of claim 17 wherein the stress isolation region includes: a first member including a first end coupled to a frame region of the semiconductor die, and a second end; and a second member including a first end coupled to the second end of the first member, and a second end coupled to a rim region of the semiconductor die.
19. The semiconductor pressure sensor of claim 18 wherein a first wall etch defines the first member and a second wall etch, in combination with the first wall etch, defines the second member.
20. The semiconductor pressure sensor of claim 10 wherein the diaphragm includes: a first silicon region of a first conductivity type and a second silicon region of a second conductivity type surrounding the first silicon region; and a stress-sensitive diffused resistive element formed on the deformable member in the first silicon region.
21. The semiconductor pressure sensor of claim 20 further comprising second, third, and fourth resistive elements, said resistive elements formed on diaphragm in the first silicon region.
22. The semiconductor pressure sensor of claim 21 wherein the resistive elements are connected in a Wheatstone bridge configuration.
23. The semiconductor pressure sensor of claim 20 wherein the first conductivity type is an N- semiconductor material and the second conductivity type is a P- semiconductor material.
24. The semiconductor pressure sensor of claim 20 wherein the silicon region of the first conductivity type is connected to a voltage that is higher than or at the same potential as the resistive element potential.
25. The semiconductor pressure sensor of claim 10 further comprising: a boss coupled to a first side of the diaphragm along an axis of the diaphragm; and a plurality of piezoresistors disposed on a second side of the diaphragm in regions not occupied by the boss along the axis .
26. The semiconductor pressure sensor of claim 25, wherein first and second piezoresistors are placed in regions of highest tensile stress along the axis to increase sensitivity of applied pressure.
27. The semiconductor pressure sensor of claim 26, wherein third and fourth piezoresistors are placed in regions of highest compressive stress along the axis to increase sensitivity of applied pressure.
28. The semiconductor pressure sensor of claim 25, wherein the plurality of piezoresistors are oriented perpendicular to the axis .
29. The semiconductor pressure sensor of claim 1 further comprising a media coating over the pressure port and exposed areas of the sensor capsule.
30. The semiconductor pressure sensor of claim 2 wherein the silicon cap and the semiconductor die are bonded together to form a bond region, and wherein the semiconductor die includes leadouts diffused under the bond region.
31. A semiconductor pressure sensor, comprising: a sensor capsule including a semiconductor die and a silicon cap that are bonded together; a pressure port hermetically attached to the sensor capsule with a eutectic solder; and a housing that houses the sensor capsule and the pressure port .
32. The semiconductor pressure sensor of claim 31, wherein the semiconductor die includes a diaphragm having sensing elements incorporated thereon and connected in a Wheatstone bridge configuration for providing an output signal in direct proportion to applied pressure.
33. The semiconductor pressure sensor of claim 31, wherein the silicon cap includes a cavity such that an integral vacuum reference is formed when the semiconductor die and the silicon cap are bonded together .
34. The semiconductor pressure sensor of claim 31, wherein the housing is made from one the following plastic materials : liquid crystal polymer and epoxy resin.
35. A semiconductor pressure sensor, comprising: a sensor capsule including a semiconductor die and a silicon cap that is bonded to the semiconductor die with a thermocompression bond to form an integral vacuum reference; and a pressure port hermetically attached to the sensor capsule with a eutectic solder.
36. The semiconductor pressure sensor of claim 35, wherein the semiconductor die is bonded to the silicon cap with one or more of the following: aluminum, germanium, gold, polycrystalline silicon, and single- crystal silicon.
37. The semiconductor pressure sensor of claim 35, wherein the pressure port is hermetically attached to the sensor capsule with one or more of the following: gold, tin, silver, and lead.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/216,073 US6229190B1 (en) | 1998-12-18 | 1998-12-18 | Compensated semiconductor pressure sensor |
US09/216,073 | 1998-12-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000037912A1 true WO2000037912A1 (en) | 2000-06-29 |
Family
ID=22805571
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/024987 WO2000037912A1 (en) | 1998-12-18 | 1999-10-25 | Compensated semiconductor pressure sensor |
Country Status (2)
Country | Link |
---|---|
US (1) | US6229190B1 (en) |
WO (1) | WO2000037912A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007078748A2 (en) * | 2005-12-16 | 2007-07-12 | Honeywell International Inc. | Design of a wet/wet amplified differential pressure sensor based on silicon piezo resistive technology |
WO2007127686A2 (en) * | 2006-04-25 | 2007-11-08 | Honeywell International Inc. | Metal/thermo plastic port design for media isolated pressure transducers |
DE102007010913A1 (en) * | 2007-03-05 | 2008-09-11 | Endress + Hauser Gmbh + Co. Kg | pressure sensor |
WO2010030460A2 (en) * | 2008-09-10 | 2010-03-18 | Analog Devices, Inc. | Apparatus and method of wafer bonding using compatible alloy |
WO2010083158A1 (en) * | 2009-01-13 | 2010-07-22 | Robert Bosch Gmbh | Method of forming a device with a piezoresistor and accelerometer |
WO2010114465A1 (en) * | 2009-03-30 | 2010-10-07 | Ge Healthcare Bio-Sciences Ab | Pressure sensor |
US8956904B2 (en) | 2008-09-10 | 2015-02-17 | Analog Devices, Inc. | Apparatus and method of wafer bonding using compatible alloy |
NL2012304C2 (en) * | 2014-02-21 | 2015-08-25 | Sencio B V | Pressure sensing device and method for manufacturing such a device. |
US11092505B2 (en) | 2018-05-09 | 2021-08-17 | Sendo B.V. | Sensor package and a method of manufacturing a sensor package |
Families Citing this family (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3078544B2 (en) * | 1998-09-24 | 2000-08-21 | 住友特殊金属株式会社 | Electronic component package, lid material for the lid, and method for manufacturing the lid material |
JP3567094B2 (en) * | 1999-02-09 | 2004-09-15 | 株式会社日立製作所 | Circuit built-in type sensor and pressure detecting device using the same |
US6550337B1 (en) | 2000-01-19 | 2003-04-22 | Measurement Specialties, Inc. | Isolation technique for pressure sensing structure |
JP2001326367A (en) * | 2000-05-12 | 2001-11-22 | Denso Corp | Sensor and method for manufacturing the same |
US6555404B1 (en) * | 2000-08-01 | 2003-04-29 | Hrl Laboratories, Llc | Method of manufacturing a dual wafer tunneling gyroscope |
US6563184B1 (en) * | 2000-08-01 | 2003-05-13 | Hrl Laboratories, Llc | Single crystal tunneling sensor or switch with silicon beam structure and a method of making same |
US6580138B1 (en) * | 2000-08-01 | 2003-06-17 | Hrl Laboratories, Llc | Single crystal, dual wafer, tunneling sensor or switch with silicon on insulator substrate and a method of making same |
US6630367B1 (en) | 2000-08-01 | 2003-10-07 | Hrl Laboratories, Llc | Single crystal dual wafer, tunneling sensor and a method of making same |
US6674141B1 (en) * | 2000-08-01 | 2004-01-06 | Hrl Laboratories, Llc | Single crystal, tunneling and capacitive, three-axes sensor using eutectic bonding and a method of making same |
US6441503B1 (en) | 2001-01-03 | 2002-08-27 | Amkor Technology, Inc. | Bond wire pressure sensor die package |
US6432737B1 (en) | 2001-01-03 | 2002-08-13 | Amkor Technology, Inc. | Method for forming a flip chip pressure sensor die package |
US6661080B1 (en) | 2001-06-28 | 2003-12-09 | Amkor Technology, Inc. | Structure for backside saw cavity protection |
WO2003008921A1 (en) * | 2001-07-17 | 2003-01-30 | Measurement Specialties, Inc. | Isolation technique for pressure sensing structure |
US6586824B1 (en) | 2001-07-26 | 2003-07-01 | Amkor Technology, Inc. | Reduced thickness packaged electronic device |
US20030062193A1 (en) * | 2001-09-07 | 2003-04-03 | Jacob Thaysen | Flexible structure with integrated sensor/actuator |
US7699059B2 (en) * | 2002-01-22 | 2010-04-20 | Cardiomems, Inc. | Implantable wireless sensor |
US6855115B2 (en) * | 2002-01-22 | 2005-02-15 | Cardiomems, Inc. | Implantable wireless sensor for pressure measurement within the heart |
DE10205127A1 (en) * | 2002-02-07 | 2003-08-28 | Infineon Technologies Ag | Semiconductor component with sensor or actuator surface and method for its production |
US6762072B2 (en) * | 2002-03-06 | 2004-07-13 | Robert Bosch Gmbh | SI wafer-cap wafer bonding method using local laser energy, device produced by the method, and system used in the method |
DE10226034A1 (en) * | 2002-06-12 | 2003-12-24 | Bosch Gmbh Robert | Sensor and method for producing a sensor |
US7147604B1 (en) * | 2002-08-07 | 2006-12-12 | Cardiomems, Inc. | High Q factor sensor |
US6845664B1 (en) | 2002-10-03 | 2005-01-25 | The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration | MEMS direct chip attach packaging methodologies and apparatuses for harsh environments |
CN1662800A (en) * | 2003-04-22 | 2005-08-31 | 霍尼韦尔国际公司 | Device having mstallable reference pressure for measuring pressure difference |
US7082835B2 (en) * | 2003-06-18 | 2006-08-01 | Honeywell International Inc. | Pressure sensor apparatus and method |
US6923068B2 (en) * | 2003-06-19 | 2005-08-02 | Dynisco, Inc. | Pressure transducer |
US7247246B2 (en) * | 2003-10-20 | 2007-07-24 | Atmel Corporation | Vertical integration of a MEMS structure with electronics in a hermetically sealed cavity |
DE102004003413A1 (en) * | 2004-01-23 | 2005-08-11 | Robert Bosch Gmbh | Method for packaging semiconductor chips and corresponding semiconductor chip arrangement |
US7104129B2 (en) * | 2004-02-02 | 2006-09-12 | Invensense Inc. | Vertically integrated MEMS structure with electronics in a hermetically sealed cavity |
DE102004006201B4 (en) * | 2004-02-09 | 2011-12-08 | Robert Bosch Gmbh | Pressure sensor with silicon chip on a steel diaphragm |
JP4315833B2 (en) * | 2004-02-18 | 2009-08-19 | 三洋電機株式会社 | Circuit equipment |
US6945120B1 (en) * | 2004-07-02 | 2005-09-20 | Honeywell International Inc. | Exhaust gas recirculation system using absolute micromachined pressure sense die |
US7176048B1 (en) | 2004-12-12 | 2007-02-13 | Burns David W | Optically coupled sealed-cavity resonator and process |
US7499604B1 (en) | 2004-12-12 | 2009-03-03 | Burns David W | Optically coupled resonant pressure sensor and process |
US7605391B2 (en) * | 2004-12-12 | 2009-10-20 | Burns David W | Optically coupled resonator |
US7379629B1 (en) | 2004-12-12 | 2008-05-27 | Burns David W | Optically coupled resonant pressure sensor |
US7443509B1 (en) | 2004-12-12 | 2008-10-28 | Burns David W | Optical and electronic interface for optically coupled resonators |
DE102005004878B4 (en) * | 2005-02-03 | 2015-01-08 | Robert Bosch Gmbh | Micromechanical capacitive pressure sensor and corresponding manufacturing method |
US7442570B2 (en) | 2005-03-18 | 2008-10-28 | Invensence Inc. | Method of fabrication of a AL/GE bonding in a wafer packaging environment and a product produced therefrom |
US20060214266A1 (en) * | 2005-03-23 | 2006-09-28 | Jordan Larry L | Bevel dicing semiconductor components |
US7527997B2 (en) * | 2005-04-08 | 2009-05-05 | The Research Foundation Of State University Of New York | MEMS structure with anodically bonded silicon-on-insulator substrate |
WO2006110662A2 (en) * | 2005-04-08 | 2006-10-19 | Analatom, Inc. | Compact pressure-sensing device |
JP4421511B2 (en) * | 2005-05-30 | 2010-02-24 | 三菱電機株式会社 | Semiconductor pressure sensor |
JP2007012895A (en) * | 2005-06-30 | 2007-01-18 | Sanyo Electric Co Ltd | Circuit device and manufacturing method thereof |
DE102005053876B4 (en) * | 2005-11-09 | 2010-02-04 | Aktiv-Sensor Gmbh | Pressure sensor component |
DE102005053877B4 (en) * | 2005-11-09 | 2010-01-21 | Aktiv-Sensor Gmbh | Pressure sensor component |
US8080869B2 (en) * | 2005-11-25 | 2011-12-20 | Panasonic Electric Works Co., Ltd. | Wafer level package structure and production method therefor |
US7216547B1 (en) | 2006-01-06 | 2007-05-15 | Honeywell International Inc. | Pressure sensor with silicon frit bonded cap |
DE102006022377B4 (en) * | 2006-05-12 | 2016-03-03 | Robert Bosch Gmbh | Micromechanical device and method for producing a micromechanical device |
US7493823B2 (en) * | 2006-06-16 | 2009-02-24 | Honeywell International Inc. | Pressure transducer with differential amplifier |
JP2010506532A (en) * | 2006-10-11 | 2010-02-25 | メムス テクノロジー ビーエイチディー | Extremely low pressure sensor and method for manufacturing the same |
US7503221B2 (en) * | 2006-11-08 | 2009-03-17 | Honeywell International Inc. | Dual span absolute pressure sense die |
US8833174B2 (en) * | 2007-04-12 | 2014-09-16 | Colorado School Of Mines | Piezoelectric sensor based smart-die structure for predicting the onset of failure during die casting operations |
US7798010B2 (en) * | 2007-10-11 | 2010-09-21 | Honeywell International Inc. | Sensor geometry for improved package stress isolation |
US8240217B2 (en) * | 2007-10-15 | 2012-08-14 | Kavlico Corporation | Diaphragm isolation forming through subtractive etching |
US7644625B2 (en) * | 2007-12-14 | 2010-01-12 | Honeywell International Inc. | Differential pressure sense die based on silicon piezoresistive technology |
EP2112487B1 (en) | 2008-04-23 | 2016-07-27 | Sensirion AG | Method for manufacturing a pressure sensor by applying a cover layer |
EP2159558A1 (en) * | 2008-08-28 | 2010-03-03 | Sensirion AG | A method for manufacturing an integrated pressure sensor |
US8723276B2 (en) * | 2008-09-11 | 2014-05-13 | Infineon Technologies Ag | Semiconductor structure with lamella defined by singulation trench |
US7832279B2 (en) | 2008-09-11 | 2010-11-16 | Infineon Technologies Ag | Semiconductor device including a pressure sensor |
US7775126B2 (en) * | 2008-10-22 | 2010-08-17 | Honeywell International Inc. | Fluid flow monitor |
US7775127B2 (en) * | 2008-12-23 | 2010-08-17 | Honeywell International Inc. | Method and system for measuring flow at patient utilizing differential force sensor |
US8471346B2 (en) * | 2009-02-27 | 2013-06-25 | Infineon Technologies Ag | Semiconductor device including a cavity |
US8124953B2 (en) * | 2009-03-12 | 2012-02-28 | Infineon Technologies Ag | Sensor device having a porous structure element |
US8534127B2 (en) | 2009-09-11 | 2013-09-17 | Invensense, Inc. | Extension-mode angular velocity sensor |
US9097524B2 (en) | 2009-09-11 | 2015-08-04 | Invensense, Inc. | MEMS device with improved spring system |
US8393222B2 (en) * | 2010-02-27 | 2013-03-12 | Codman Neuro Sciences Sárl | Apparatus and method for minimizing drift of a piezo-resistive pressure sensor due to progressive release of mechanical stress over time |
US8656772B2 (en) | 2010-03-22 | 2014-02-25 | Honeywell International Inc. | Flow sensor with pressure output signal |
US8518732B2 (en) | 2010-12-22 | 2013-08-27 | Infineon Technologies Ag | Method of providing a semiconductor structure with forming a sacrificial structure |
US8567246B2 (en) | 2010-10-12 | 2013-10-29 | Invensense, Inc. | Integrated MEMS device and method of use |
US8616065B2 (en) | 2010-11-24 | 2013-12-31 | Honeywell International Inc. | Pressure sensor |
US8860409B2 (en) | 2011-01-11 | 2014-10-14 | Invensense, Inc. | Micromachined resonant magnetic field sensors |
US9664750B2 (en) | 2011-01-11 | 2017-05-30 | Invensense, Inc. | In-plane sensing Lorentz force magnetometer |
US8947081B2 (en) | 2011-01-11 | 2015-02-03 | Invensense, Inc. | Micromachined resonant magnetic field sensors |
US8695417B2 (en) | 2011-01-31 | 2014-04-15 | Honeywell International Inc. | Flow sensor with enhanced flow range capability |
WO2013006167A1 (en) * | 2011-07-06 | 2013-01-10 | Foster Ron B | Sensor die |
US8724832B2 (en) | 2011-08-30 | 2014-05-13 | Qualcomm Mems Technologies, Inc. | Piezoelectric microphone fabricated on glass |
US8824706B2 (en) | 2011-08-30 | 2014-09-02 | Qualcomm Mems Technologies, Inc. | Piezoelectric microphone fabricated on glass |
US8811636B2 (en) | 2011-11-29 | 2014-08-19 | Qualcomm Mems Technologies, Inc. | Microspeaker with piezoelectric, metal and dielectric membrane |
DE102012102021A1 (en) | 2012-03-09 | 2013-09-12 | Epcos Ag | Micromechanical measuring element and method for producing a micromechanical measuring element |
TWI498975B (en) | 2012-04-26 | 2015-09-01 | Asian Pacific Microsystems Inc | Package structure and bonding method of substrates |
US9003897B2 (en) | 2012-05-10 | 2015-04-14 | Honeywell International Inc. | Temperature compensated force sensor |
ITTO20120542A1 (en) | 2012-06-20 | 2013-12-21 | St Microelectronics Srl | MICROELETTROMECHANICAL DEVICE WITH SIGNAL INSERTION THROUGH A PROTECTIVE HOOD AND METHOD FOR CHECKING A MICROELECTROMECHANICAL DEVICE |
US8940616B2 (en) | 2012-07-27 | 2015-01-27 | Globalfoundries Singapore Pte. Ltd. | Bonding method using porosified surfaces for making stacked structures |
EP2910918B1 (en) * | 2012-10-17 | 2018-07-25 | Kabushiki Kaisha Saginomiya Seisakusho | Pressure sensor and sensor unit provided with the same |
US9052217B2 (en) | 2012-11-09 | 2015-06-09 | Honeywell International Inc. | Variable scale sensor |
FR3000205B1 (en) * | 2012-12-21 | 2015-07-31 | Michelin & Cie | IMPROVED PRESSURE SENSOR WITH SEALED HOUSING |
US9116057B2 (en) | 2013-02-27 | 2015-08-25 | Honeywell International Inc. | Integrated reference vacuum pressure sensor with atomic layer deposition coated input port |
US8701496B1 (en) * | 2013-02-27 | 2014-04-22 | Honeywell International Inc. | Systems and methods for a pressure sensor having a two layer die structure |
US10151647B2 (en) | 2013-06-19 | 2018-12-11 | Honeywell International Inc. | Integrated SOI pressure sensor having silicon stress isolation member |
US20150122039A1 (en) * | 2013-11-06 | 2015-05-07 | Honeywell International Inc. | Silicon on nothing pressure sensor |
US9593995B2 (en) * | 2014-02-28 | 2017-03-14 | Measurement Specialties, Inc. | Package for a differential pressure sensing die |
GB2524235A (en) | 2014-03-07 | 2015-09-23 | Melexis Technologies Nv | Semiconductor device having a transparent window for passing radiation |
DE102014014103A1 (en) | 2014-09-30 | 2016-03-31 | Hella Kgaa Hueck & Co. | Sensor module for measuring a pressure of a fluid having at least one electronic circuit arranged on a circuit carrier, in particular an integrated circuit and at least one pressure measuring chip |
EP3257074A1 (en) | 2015-02-11 | 2017-12-20 | InvenSense, Inc. | 3D INTEGRATION USING Al-Ge EUTECTIC BOND INTERCONNECT |
CN106257254B (en) | 2015-06-22 | 2020-03-20 | 意法半导体股份有限公司 | Pressure sensor generating a transducing signal with reduced ambient temperature dependency and method of manufacturing the same |
US10192850B1 (en) | 2016-09-19 | 2019-01-29 | Sitime Corporation | Bonding process with inhibited oxide formation |
US10481024B2 (en) * | 2017-04-20 | 2019-11-19 | Honeywell International Inc. | Pressure sensor assembly including a cured elastomeric force transmitting member |
US10684184B2 (en) | 2017-04-20 | 2020-06-16 | Honeywell International Inc. | Pressure sensor assembly having a cavity filled with gel or fluid |
US11225409B2 (en) | 2018-09-17 | 2022-01-18 | Invensense, Inc. | Sensor with integrated heater |
CN209326840U (en) | 2018-12-27 | 2019-08-30 | 热敏碟公司 | Pressure sensor and pressure transmitter |
JP7268630B2 (en) * | 2020-03-30 | 2023-05-08 | 三菱電機株式会社 | Semiconductor pressure sensor and its manufacturing method |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5878471A (en) * | 1981-11-04 | 1983-05-12 | Mitsubishi Electric Corp | Detecting device for semiconductor pressure |
EP0115074A2 (en) * | 1982-12-29 | 1984-08-08 | Fuji Electric Co. Ltd. | Differential pressure measuring device |
JPS60233863A (en) * | 1984-05-04 | 1985-11-20 | Fuji Electric Co Ltd | Pressure sensor of electrostatic capacitance type |
EP0340904A2 (en) * | 1988-05-02 | 1989-11-08 | DELCO ELECTRONICS CORPORATION (a Delaware corp.) | Monolithic pressure sensitive integrated circuit and a process for manufacture thereof |
EP0427261A2 (en) * | 1989-11-10 | 1991-05-15 | Texas Instruments Deutschland Gmbh | Semiconductor pressure sensor connected to a support element |
EP0454901A1 (en) * | 1989-12-06 | 1991-11-06 | Siemens-Albis Aktiengesellschaft | Force sensor |
EP0500234A2 (en) * | 1991-02-07 | 1992-08-26 | Honeywell Inc. | Method for making diaphragm-based sensors and apparatus constructed therewith |
JPH08153816A (en) * | 1994-11-30 | 1996-06-11 | Nippondenso Co Ltd | Packaging method of sensor device |
US5600071A (en) * | 1995-09-05 | 1997-02-04 | Motorola, Inc. | Vertically integrated sensor structure and method |
JPH09126921A (en) * | 1995-10-30 | 1997-05-16 | Matsushita Electric Works Ltd | Semiconductor pressure sensor |
Family Cites Families (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3328649A (en) | 1963-03-28 | 1967-06-27 | Raytheon Co | Semiconductor transducers |
US3247719A (en) | 1963-10-01 | 1966-04-26 | Chelner Herbert | Strain decoupled transducer |
US3739315A (en) | 1972-05-18 | 1973-06-12 | Kulite Semiconductors Prod Inc | Semiconductor transducers having h shaped cross-sectional configurations |
US3994009A (en) | 1973-02-12 | 1976-11-23 | Honeywell Inc. | Stress sensor diaphragms over recessed substrates |
NL7415668A (en) | 1974-12-02 | 1976-06-04 | Philips Nv | PRESSURE TRANSMITTER. |
US4023562A (en) | 1975-09-02 | 1977-05-17 | Case Western Reserve University | Miniature pressure transducer for medical use and assembly method |
US4033787A (en) | 1975-10-06 | 1977-07-05 | Honeywell Inc. | Fabrication of semiconductor devices utilizing ion implantation |
US4125820A (en) | 1975-10-06 | 1978-11-14 | Honeywell Inc. | Stress sensor apparatus |
US4050049A (en) | 1976-02-09 | 1977-09-20 | Signetics Corporation | Solid state force transducer, support and method of making same |
US4019388A (en) | 1976-03-11 | 1977-04-26 | Bailey Meter Company | Glass to metal seal |
US4129042A (en) | 1977-11-18 | 1978-12-12 | Signetics Corporation | Semiconductor transducer packaged assembly |
GB1588669A (en) | 1978-05-30 | 1981-04-29 | Standard Telephones Cables Ltd | Silicon transducer |
JPS5817421B2 (en) | 1979-02-02 | 1983-04-07 | 日産自動車株式会社 | semiconductor pressure sensor |
US4236137A (en) | 1979-03-19 | 1980-11-25 | Kulite Semiconductor Products, Inc. | Semiconductor transducers employing flexure frames |
US4241325A (en) | 1979-03-21 | 1980-12-23 | Micro Gage, Inc. | Displacement sensing transducer |
US4295515A (en) | 1980-03-20 | 1981-10-20 | Ashland Oil, Inc. | Automatic cone and mold-making machine |
US4317126A (en) | 1980-04-14 | 1982-02-23 | Motorola, Inc. | Silicon pressure sensor |
US4399707A (en) | 1981-02-04 | 1983-08-23 | Honeywell, Inc. | Stress sensitive semiconductor unit and housing means therefor |
JPS59117271A (en) * | 1982-12-24 | 1984-07-06 | Hitachi Ltd | Semiconductor device having pressure sensing element and manufacture thereof |
US4467656A (en) | 1983-03-07 | 1984-08-28 | Kulite Semiconductor Products, Inc. | Transducer apparatus employing convoluted semiconductor diaphragms |
US4502335A (en) | 1983-05-04 | 1985-03-05 | Honeywell Inc. | Fluid pressure transmitter assembly |
FI75426C (en) | 1984-10-11 | 1988-06-09 | Vaisala Oy | ABSOLUTTRYCKGIVARE. |
US4665754A (en) | 1985-04-08 | 1987-05-19 | Honeywell Inc. | Pressure transducer |
US4763098A (en) | 1985-04-08 | 1988-08-09 | Honeywell Inc. | Flip-chip pressure transducer |
US4656454A (en) | 1985-04-24 | 1987-04-07 | Honeywell Inc. | Piezoresistive pressure transducer with elastomeric seals |
US4655088A (en) | 1985-10-07 | 1987-04-07 | Motorola, Inc. | Unibody pressure transducer package |
US4686764A (en) | 1986-04-22 | 1987-08-18 | Motorola, Inc. | Membrane protected pressure sensor |
US4842685A (en) | 1986-04-22 | 1989-06-27 | Motorola, Inc. | Method for forming a cast membrane protected pressure sensor |
US4814856A (en) * | 1986-05-07 | 1989-03-21 | Kulite Semiconductor Products, Inc. | Integral transducer structures employing high conductivity surface features |
US4800758A (en) | 1986-06-23 | 1989-01-31 | Rosemount Inc. | Pressure transducer with stress isolation for hard mounting |
US4773269A (en) | 1986-07-28 | 1988-09-27 | Rosemount Inc. | Media isolated differential pressure sensors |
US4737756A (en) | 1987-01-08 | 1988-04-12 | Imo Delaval Incorporated | Electrostatically bonded pressure transducers for corrosive fluids |
JPH0810170B2 (en) * | 1987-03-06 | 1996-01-31 | 株式会社日立製作所 | Method of manufacturing semiconductor absolute pressure sensor |
US4771639A (en) | 1987-09-02 | 1988-09-20 | Yokogawa Electric Corporation | Semiconductor pressure sensor |
US4790192A (en) | 1987-09-24 | 1988-12-13 | Rosemount Inc. | Silicon side by side coplanar pressure sensors |
US4918992A (en) | 1987-11-05 | 1990-04-24 | Honeywell Inc. | High performance glass to metal solder joint |
US4977101A (en) | 1988-05-02 | 1990-12-11 | Delco Electronics Corporation | Monolithic pressure sensitive integrated circuit |
JP2656566B2 (en) | 1988-08-31 | 1997-09-24 | 株式会社日立製作所 | Semiconductor pressure transducer |
US4879903A (en) | 1988-09-02 | 1989-11-14 | Nova Sensor | Three part low cost sensor housing |
US4905575A (en) | 1988-10-20 | 1990-03-06 | Rosemount Inc. | Solid state differential pressure sensor with overpressure stop and free edge construction |
US4996627A (en) | 1989-01-30 | 1991-02-26 | Dresser Industries, Inc. | High sensitivity miniature pressure transducer |
US4942383A (en) | 1989-03-06 | 1990-07-17 | Honeywell Inc. | Low cost wet-to-wet pressure sensor package |
US5209118A (en) | 1989-04-07 | 1993-05-11 | Ic Sensors | Semiconductor transducer or actuator utilizing corrugated supports |
US5064165A (en) | 1989-04-07 | 1991-11-12 | Ic Sensors, Inc. | Semiconductor transducer or actuator utilizing corrugated supports |
US5177579A (en) | 1989-04-07 | 1993-01-05 | Ic Sensors, Inc. | Semiconductor transducer or actuator utilizing corrugated supports |
EP0427904A1 (en) | 1989-11-16 | 1991-05-22 | KabiVitrum AB | A process for preparing R(+)-terodiline and salts thereof |
US5188983A (en) | 1990-04-11 | 1993-02-23 | Wisconsin Alumni Research Foundation | Polysilicon resonating beam transducers and method of producing the same |
JP2503290B2 (en) | 1990-05-21 | 1996-06-05 | 株式会社日立製作所 | Semiconductor pressure / differential pressure measurement diaphragm |
US5142912A (en) | 1990-06-15 | 1992-09-01 | Honeywell Inc. | Semiconductor pressure sensor |
US5174156A (en) | 1990-07-27 | 1992-12-29 | Honeywell Inc. | Pressure transducer with reduced offset signal |
US5172205A (en) | 1990-09-26 | 1992-12-15 | Nissan Motor Co., Ltd. | Piezoresistive semiconductor device suitable for use in a pressure sensor |
US5156052A (en) | 1990-12-20 | 1992-10-20 | Honeywell Inc. | Ribbed and bossed pressure transducer |
US5184107A (en) | 1991-01-28 | 1993-02-02 | Honeywell, Inc. | Piezoresistive pressure transducer with a conductive elastomeric seal |
US5157972A (en) | 1991-03-29 | 1992-10-27 | Rosemount Inc. | Pressure sensor with high modules support |
JP2595829B2 (en) | 1991-04-22 | 1997-04-02 | 株式会社日立製作所 | Differential pressure sensor and multifunction differential pressure sensor |
US5186055A (en) | 1991-06-03 | 1993-02-16 | Eaton Corporation | Hermetic mounting system for a pressure transducer |
US5178015A (en) | 1991-07-22 | 1993-01-12 | Monolithic Sensors Inc. | Silicon-on-silicon differential input sensors |
US5220835A (en) | 1991-09-12 | 1993-06-22 | Ford Motor Company | Torsion beam accelerometer |
DE4227893A1 (en) | 1991-10-18 | 1993-04-22 | Bosch Gmbh Robert | Differential pressure sensor e.g. for vehicle fuel tank - contains two semiconducting membranes with sensor elements on upper sides in common reference chamber, lower sides exposed to different pressures |
US5333504A (en) | 1992-09-01 | 1994-08-02 | Rosemount Inc. | High overpressure low range pressure sensor |
IL106790A (en) | 1992-09-01 | 1996-08-04 | Rosemount Inc | Pedestal mount capacitive pressure sensor and a process of manufacturing same |
JP2816635B2 (en) * | 1993-01-14 | 1998-10-27 | 株式会社山武 | Semiconductor pressure sensor |
FR2705781B1 (en) | 1993-05-25 | 1995-08-25 | Schlumberger Services Petrol | Membrane pressure sensor comprising an anti-shock protection system, and gradiomanometer incorporating such a sensor. |
US5425841A (en) | 1993-06-16 | 1995-06-20 | Kulite Semiconductor Products, Inc. | Piezoresistive accelerometer with enhanced performance |
US5483834A (en) | 1993-09-20 | 1996-01-16 | Rosemount Inc. | Suspended diaphragm pressure sensor |
US5465626A (en) | 1994-04-04 | 1995-11-14 | Motorola, Inc. | Pressure sensor with stress isolation platform hermetically sealed to protect sensor die |
US5454270A (en) | 1994-06-06 | 1995-10-03 | Motorola, Inc. | Hermetically sealed pressure sensor and method thereof |
US5438877A (en) | 1994-06-13 | 1995-08-08 | Motorola, Inc. | Pressure sensor package for reducing stress-induced measurement error |
US5412994A (en) | 1994-06-14 | 1995-05-09 | Cook; James D. | Offset pressure sensor |
US5459351A (en) | 1994-06-29 | 1995-10-17 | Honeywell Inc. | Apparatus for mounting an absolute pressure sensor |
WO1996026424A1 (en) | 1995-02-24 | 1996-08-29 | Lucas Novasensor | Pressure sensor with transducer mounted on a metal base |
US5646072A (en) | 1995-04-03 | 1997-07-08 | Motorola, Inc. | Electronic sensor assembly having metal interconnections isolated from adverse media |
US5684253A (en) | 1997-01-08 | 1997-11-04 | Honeywell Inc. | Differential pressure sensor with stress reducing pressure balancing means |
US6006607A (en) * | 1998-08-31 | 1999-12-28 | Maxim Integrated Products, Inc. | Piezoresistive pressure sensor with sculpted diaphragm |
-
1998
- 1998-12-18 US US09/216,073 patent/US6229190B1/en not_active Expired - Lifetime
-
1999
- 1999-10-25 WO PCT/US1999/024987 patent/WO2000037912A1/en active Application Filing
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5878471A (en) * | 1981-11-04 | 1983-05-12 | Mitsubishi Electric Corp | Detecting device for semiconductor pressure |
EP0115074A2 (en) * | 1982-12-29 | 1984-08-08 | Fuji Electric Co. Ltd. | Differential pressure measuring device |
JPS60233863A (en) * | 1984-05-04 | 1985-11-20 | Fuji Electric Co Ltd | Pressure sensor of electrostatic capacitance type |
EP0340904A2 (en) * | 1988-05-02 | 1989-11-08 | DELCO ELECTRONICS CORPORATION (a Delaware corp.) | Monolithic pressure sensitive integrated circuit and a process for manufacture thereof |
EP0427261A2 (en) * | 1989-11-10 | 1991-05-15 | Texas Instruments Deutschland Gmbh | Semiconductor pressure sensor connected to a support element |
EP0454901A1 (en) * | 1989-12-06 | 1991-11-06 | Siemens-Albis Aktiengesellschaft | Force sensor |
EP0500234A2 (en) * | 1991-02-07 | 1992-08-26 | Honeywell Inc. | Method for making diaphragm-based sensors and apparatus constructed therewith |
JPH08153816A (en) * | 1994-11-30 | 1996-06-11 | Nippondenso Co Ltd | Packaging method of sensor device |
US5600071A (en) * | 1995-09-05 | 1997-02-04 | Motorola, Inc. | Vertically integrated sensor structure and method |
JPH09126921A (en) * | 1995-10-30 | 1997-05-16 | Matsushita Electric Works Ltd | Semiconductor pressure sensor |
Non-Patent Citations (4)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 007, no. 174 (E - 190) 2 August 1983 (1983-08-02) * |
PATENT ABSTRACTS OF JAPAN vol. 010, no. 091 (E - 394) 9 April 1986 (1986-04-09) * |
PATENT ABSTRACTS OF JAPAN vol. 1996, no. 10 31 October 1996 (1996-10-31) * |
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 09 30 September 1997 (1997-09-30) * |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007078748A2 (en) * | 2005-12-16 | 2007-07-12 | Honeywell International Inc. | Design of a wet/wet amplified differential pressure sensor based on silicon piezo resistive technology |
WO2007078748A3 (en) * | 2005-12-16 | 2007-10-04 | Honeywell Int Inc | Design of a wet/wet amplified differential pressure sensor based on silicon piezo resistive technology |
WO2007127686A2 (en) * | 2006-04-25 | 2007-11-08 | Honeywell International Inc. | Metal/thermo plastic port design for media isolated pressure transducers |
WO2007127686A3 (en) * | 2006-04-25 | 2008-01-24 | Honeywell Int Inc | Metal/thermo plastic port design for media isolated pressure transducers |
US8384170B2 (en) | 2007-03-05 | 2013-02-26 | Endress + Hauser Gmbh + Co. Kg | Pressure sensor |
DE102007010913A1 (en) * | 2007-03-05 | 2008-09-11 | Endress + Hauser Gmbh + Co. Kg | pressure sensor |
US8956904B2 (en) | 2008-09-10 | 2015-02-17 | Analog Devices, Inc. | Apparatus and method of wafer bonding using compatible alloy |
WO2010030460A3 (en) * | 2008-09-10 | 2010-12-16 | Analog Devices, Inc. | Apparatus and method of wafer bonding using compatible alloy |
US7943411B2 (en) | 2008-09-10 | 2011-05-17 | Analog Devices, Inc. | Apparatus and method of wafer bonding using compatible alloy |
US7981765B2 (en) | 2008-09-10 | 2011-07-19 | Analog Devices, Inc. | Substrate bonding with bonding material having rare earth metal |
WO2010030460A2 (en) * | 2008-09-10 | 2010-03-18 | Analog Devices, Inc. | Apparatus and method of wafer bonding using compatible alloy |
US8187903B2 (en) | 2009-01-13 | 2012-05-29 | Robert Bosch Gmbh | Method of epitaxially growing piezoresistors |
WO2010083158A1 (en) * | 2009-01-13 | 2010-07-22 | Robert Bosch Gmbh | Method of forming a device with a piezoresistor and accelerometer |
WO2010114465A1 (en) * | 2009-03-30 | 2010-10-07 | Ge Healthcare Bio-Sciences Ab | Pressure sensor |
US8915141B2 (en) | 2009-03-30 | 2014-12-23 | Ge Healthcare Bio-Sciences Ab | Pressure sensor having a connection housing and a sensor housing |
NL2012304C2 (en) * | 2014-02-21 | 2015-08-25 | Sencio B V | Pressure sensing device and method for manufacturing such a device. |
EP2910919A1 (en) | 2014-02-21 | 2015-08-26 | Sencio B.V. | Pressure sensing device and method for manufacturing such a device |
US11092505B2 (en) | 2018-05-09 | 2021-08-17 | Sendo B.V. | Sensor package and a method of manufacturing a sensor package |
Also Published As
Publication number | Publication date |
---|---|
US6229190B1 (en) | 2001-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6229190B1 (en) | Compensated semiconductor pressure sensor | |
US6351996B1 (en) | Hermetic packaging for semiconductor pressure sensors | |
US6346742B1 (en) | Chip-scale packaged pressure sensor | |
US6255728B1 (en) | Rigid encapsulation package for semiconductor devices | |
US5454270A (en) | Hermetically sealed pressure sensor and method thereof | |
US6210989B1 (en) | Ultra thin surface mount wafer sensor structures and methods for fabricating same | |
US3817107A (en) | Semiconductor pressure transducer | |
US7057247B2 (en) | Combined absolute differential transducer | |
EP0762096B1 (en) | Vertically integrated sensor structure and method for making same | |
US7644623B2 (en) | Semiconductor sensor for measuring a physical quantity and method of manufacturing the same | |
US6595066B1 (en) | Stopped leadless differential sensor | |
US6058782A (en) | Hermetically sealed ultra high temperature silicon carbide pressure transducers and method for fabricating same | |
US20070052046A1 (en) | Pressure sensors and methods of making the same | |
WO2000029824A9 (en) | Integral stress isolation apparatus and technique for semiconductor devices | |
JPH0533732B2 (en) | ||
US6782757B2 (en) | Membrane pressure sensor containing silicon carbide and method of manufacture | |
CN101988859A (en) | Low pressure sensor device with high accuracy and high sensitivity | |
US8196476B2 (en) | Flat planar pressure transducer | |
JP2015232538A (en) | Mems pressure sensor field shield layout for surface charge immunity in oil filled packaging | |
US6122974A (en) | Semiconductor type pressure sensor | |
US7307325B2 (en) | High temperature interconnects for high temperature transducers | |
US20100073123A1 (en) | Miniature pressure transducer | |
US4881056A (en) | Facedown-type semiconductor pressure sensor with spacer | |
JP3316555B2 (en) | Pressure sensor | |
JPS62145130A (en) | Semiconductor pressure sensor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR RU SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |