WO2000024167A1 - Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using same - Google Patents

Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using same Download PDF

Info

Publication number
WO2000024167A1
WO2000024167A1 PCT/US1999/023904 US9923904W WO0024167A1 WO 2000024167 A1 WO2000024167 A1 WO 2000024167A1 US 9923904 W US9923904 W US 9923904W WO 0024167 A1 WO0024167 A1 WO 0024167A1
Authority
WO
WIPO (PCT)
Prior art keywords
delta
sigma
digital
integrated
signal
Prior art date
Application number
PCT/US1999/023904
Other languages
French (fr)
Inventor
William J. Martin
William J. Turney
Paul H. Gailus
Edward T. Clark
Joshua E. Dorevitch
Terry K. Mansfield
Original Assignee
Motorola Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc. filed Critical Motorola Inc.
Priority to EP99970816A priority Critical patent/EP1123609A4/en
Publication of WO2000024167A1 publication Critical patent/WO2000024167A1/en
Priority to HK02108765A priority patent/HK1047206A1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/005—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission adapting radio receivers, transmitters andtransceivers for operation on two or more bands, i.e. frequency ranges
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H04B1/16—Circuits
    • H04B1/26—Circuits for superheterodyne receivers
    • H04B1/28—Circuits for superheterodyne receivers the receiver comprising at least one semiconductor device having three or more electrodes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission

Definitions

  • This invention relates in general to radio receivers and more particularly to integrated digital radio receiver subsystems.
  • a dual conversion radio receiver converts incoming radio frequency (RF) signals using a common heterodyning process with two mixers.
  • the RF signal is most often detected, converted and amplified into an audible format using some type of transducer such as a speaker.
  • a known integrated radio receiver back-end or second intermediate frequency stage 10 will include an IF signal input 1 1 that is amplified by preamp 13 and then fed to a mixer 15 where it is mixed with a signal from a local oscillator synthesizer 17 controlled by a clock synthesizer 19.
  • the resultant second IF signal is then processed by a bandpass sigma-delta ( ⁇ - ⁇ ) converter 21 where it is noise shaped and converted into a digital format.
  • Undesired out of band components of the converter signal can then be filtered using a discrete time filter 23. Thereafter, it is further processed and mixed to baseband using a frequency translator 25 and local oscillator sourced from the clock synthesizer 19.
  • Undesired components of this resultant signal are filtered using another discrete time filter 29 whose output is fed to the parallel to serial data converter 33 and the output 35.
  • an automatic gain control (AGC) circuit is employed to keep the ⁇ - ⁇ converter out of "clip" and reduce signal distortion.
  • AGC automatic gain control
  • FIG. 1 is a block diagram showing an operational diagram of a back-end radio receiver used in the prior art that employed a single mode sigma-delta converter.
  • FIG. 2 is a block diagram showing implementation of a super heterodyne receiver that employs the multi-mode sigma-delta receiver subsystem 200.
  • FIG. 3 is a block diagram showing the multi-mode sigma-delta receiver subsystem with interference mitigation according to the present invention.
  • a general block diagram of a digital dual conversion radio frequency (RF) receiver 50 includes a receiver first intermediate frequency stage 100 also known as the receiver front-end and a receiver second intermediate frequency stage 200 also known as the receiver back-end.
  • RF radio frequency
  • the receiver front end 100 includes RF signals received though an antenna 101 or other input device that is fed through an antenna switch 103 that switches the antenna 101 between the power amplifier and receiver depending on the mode of the electronic device.
  • a band pass filter 105 acts to filter undesired RF signals outside a specific passband. The remaining filtered signal is amplified using preamp 107 and subjected to another bandpass filter 109 increasing selectivity. Thus, only a narrow band of RF signals are applied to the first mixer 1 1 1.
  • the first mixer 11 1 uses the RF signal from the bandpass filter 109 where it is mixed with a stable local oscillator signal 113 and output for use by the receiver back- end 200.
  • the first intermediate frequency (IF) signal from the first mixer 111 produces a signal at the sum and difference frequencies of the input signals. Since the primary signal of interest is the difference signal, the sum signal will subsequently be filtered in later receiver stages.
  • a multiple-pole filter 115 can be used to provide a moderate degree of selectivity from the front-end 100 with substantially low signal loss.
  • the multiple-pole filter 115 may be a crystal filter, surface acoustic wave (SAW) filter or the like.
  • a multi-mode bandpass sigma-delta ( ⁇ - ⁇ ) receiver subsystem with interference mitigation 200 in accordance with the preferred embodiment of the invention, includes a first IF signal input 201 that is fed to an first IF amplifier 203 whose gain may be controlled with an automatic gain control (AGC) input.
  • the first IF signal input to the first IF amplifier is typically between 10 MHz and 400 MHz.
  • the amplified first IF signal is then mixed with the input from the programmable second local oscillator (LO) synthesizer 207 and a voltage controlled oscillator (VCO) and loop filter 209.
  • the output of the second mixer is intended to produce a lower frequency for the input to the ⁇ - ⁇ converter 215 discussed below.
  • the second IF signal is amplified using a second IF amplifier 213, whose gain is also controlled using an AGC signal discussed hereinafter.
  • the second IF amplifier 213 also provides anti-aliasing filtering (AAF).
  • spurious or alias signals occur when sampling a signal waveform based on Nyquist criteria. Alias signals can be created or "folded- back" in-band that can later act to interfere or reduce performance of subsequent receiver stages and processing. In order to remove these alias signals, continuous time filtering techniques are most often employed.
  • the output of the second IF amplifier 213 is then fed to a multi mode bandpass ⁇ - ⁇ analog-to-digital converter (ADC) 215.
  • ADC analog-to-digital converter
  • the use of the ⁇ - ⁇ converter 215 and voltage reference 219 produce a digital signal from its input analog signal.
  • the ⁇ - ⁇ converter offers many advantages. These include a wide dynamic range within the bandwidth of interest due to the feedback offered within the converter.
  • the IF frequency band is determined by the integrated switched capacitor filter networks and feed forward/feed back parameters of the ⁇ - ⁇ converter. This band generally will be centered at the second IF input frequency. Thus, any extraneous noise produced outside this band by the analog-to- digital converter will be eliminated through subsequent digital filtering.
  • the ⁇ - ⁇ converter 215 is operable at a variety of IF input frequencies easily programmed by changing the frequency of the clock generator 217.
  • the ⁇ - ⁇ converter 215 offers a multiple bandwidth option as well as providing reduced power consumption when lower bandwidth mode(s) are selected. Specifically, wideband signals need higher sampling rates while higher sampling rates require a higher current drain.
  • the multi-mode architecture allows for substantial current drain savings through alternate switching between narrow-band and wide-band modes as necessary.
  • the clock generator 217 is controlled by the programmable clock generator synthesizer 211 and VCO and loop filter 212 and operates to synchronize operation of both the ⁇ - ⁇ converter 215 and the digital mixer/decimation network 221.
  • the clock generator 217 can easily be changed or stepped in order to accommodate a variety of input second IF frequencies to the ⁇ - ⁇ converter 215.
  • a digital signal from the ⁇ - ⁇ converter 215 is then applied in a serial bit stream to a digital mixer/decimation network 221.
  • the digital mixer converters the digital data stream out of the ⁇ - ⁇ converter into two digital signals, an in phase signal and a quadrature phase signal.
  • the decimation network 221 is used to decimate i.e. reduce the clock frequency and data rate of the incoming digital signals (I and Q) for subsequent digital signal processing. Consequently, the sample rate of the digital signals is reduced.
  • the Nyquist criteria now must be met, in order to prevent and/or eliminate the presence of alias signals.
  • the digital filtering is intended to remove any out of band signals or noise. This programmable capability provides a means for careful placement of spurious responses so as not to degrade receiver performance.
  • both in-phase (I) and quadrature (Q) bit streams are applied to a formatting network 223.
  • the formatting network 223 has outputs that may be configured via the serial peripheral interface (discussed hereinafter) programming to enable an differential current mode output or differential voltage mode output in addition to the conventional single ended voltage mode output.
  • the formatting network works to organize or format data from both the serial I and Q bit streams for interpretation by a digital signal processor (DSP) (not shown) connected to digital output 233.
  • DSP digital signal processor
  • formatting block 223 incorporates an embedded work sync functionality.
  • a 16-bit word is produced from the in-phase information, and a 16-bit word is produced from the quadrature information and a 16-bit word is produced for use as automatic gain control (AGC) information.
  • a serial peripheral interface (SPI) port 225 and the associated control logic 227 are further provided to programably control the clip level of the digital signal in the multi-mode ⁇ - ⁇ converter 215. This controls the input voltage value within an acceptable limit to maintain the input within a predetermined dynamic range.
  • the DSP Since the digital signal is supplied to the DSP circuitry (not shown) located off-chip, the DSP provides additional control of the AGC levels to each of the various AGC controlled components through the SPI port 225. This operates using control logic 227 where configuration data is entered though the SPI port 225.
  • the control logic 227 operates with a programmable AGC circuit 229 whose digital output signal is converted to an analog signal through the use of a digital-to-analog converter 231.
  • the AGC output signal is then used to control the second IF amplifier 213, the second mixer 205, the first IF amplifier 203 and the multi mode ⁇ - ⁇ ADC 215.
  • the interference mitigation portion of the multi mode bandpass sigma-delta ( ⁇ - ⁇ ) receiver subsystem 200 includes an internally controlled (m dB) continuously adjustable gain element and a stepped (n dB step) gain element provided in the first IF amplifier/mixer block.
  • the receiver subsystem is programmable, via the SPI port, such that AGC thresholds which limit the input signal to ⁇ - ⁇ are held to "x" dB below the clip point.
  • the second IF frequencies are programmable via a change in the converter clock rate.
  • programmable decimation ratios are used to allow the selection of the final serial data rates in the digital signal processor (DSP).
  • DSP digital signal processor
  • the subsystem is capable of programmable baseband (i.e.
  • the present invention is directed "to an integrated sigma-delta radio frequency receiver subsystem that includes a multi-mode sigma-delta analog to digital converter that provides a single and multi-bit output.
  • a digital mixer is used to create in-phase and quadrature phase digital baseband signals with a programmable decimation network for reducing the frequency of the in-phase and quadrature bit streams.
  • a programmable formatting network is used for organizing the in- phase and quadrature components from the decimation network for subsequent signal processing.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Superheterodyne Receivers (AREA)
  • Circuits Of Receivers In General (AREA)
  • Analogue/Digital Conversion (AREA)
  • Noise Elimination (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Transceivers (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)

Abstract

An integrated sigma-delta radio frequency (RF) receiver subsystem (200) and method utilizes a multi-mode sigma-delta analog-to-digital converter (215) for providing a single and multi-bit output. A programmable decimation network (221) for reducing the frequency of the in-phase and quadrature bit stream and a programmable formatting network (223) are also used for organizing the in-phase and quadrature components from the decimation network (221) for subsequent signal processing. The invention offers a highly integrated digital/analog RF receiver back-end which incorporates integrated filtering and a smart gain control that is compatible for use with other receiver systems and offering superior performance characteristics.

Description

INTEGRATED MULTI-MODE BANDPASS SIGMA-DELTA RECEIVER
SUBSYSTEM WITH INTERFERENCE MITIGATION
AND METHOD OF USING SAME
TECHNICAL FIELD This invention relates in general to radio receivers and more particularly to integrated digital radio receiver subsystems.
BACKGROUND
It is well known in the art that a dual conversion radio receiver converts incoming radio frequency (RF) signals using a common heterodyning process with two mixers. The RF signal is most often detected, converted and amplified into an audible format using some type of transducer such as a speaker. As seen in prior art FIG. 1, a known integrated radio receiver back-end or second intermediate frequency stage 10 will include an IF signal input 1 1 that is amplified by preamp 13 and then fed to a mixer 15 where it is mixed with a signal from a local oscillator synthesizer 17 controlled by a clock synthesizer 19. The resultant second IF signal is then processed by a bandpass sigma-delta (Σ-Δ) converter 21 where it is noise shaped and converted into a digital format. Undesired out of band components of the converter signal can then be filtered using a discrete time filter 23. Thereafter, it is further processed and mixed to baseband using a frequency translator 25 and local oscillator sourced from the clock synthesizer 19. Undesired components of this resultant signal are filtered using another discrete time filter 29 whose output is fed to the parallel to serial data converter 33 and the output 35. In order to limit the input signal to the Σ-Δ converter 21, an automatic gain control (AGC) circuit is employed to keep the Σ-Δ converter out of "clip" and reduce signal distortion. Thus, as can be readily seen from FIG. 1, the radio receivers of today have greatly increased in complexity where they are not only highly integrated but also convert analog signals into a digital format where they can be manipulated and/or digitally processed for use as either audible information or data.
One problem typically associated of such high level integration of digital radio receiver has been to provide the back-end i.e. the second intermediate frequency (IF) components in addition to the digital mode sigma-delta converter in one integrated package. Specific obstacles such as analog or lumped filters (such as inductor- capacitor (LC) filters or ceramic resonators), have made such integrated circuits difficult to use and implement. Thus, the need exists to provide a highly integrated digital/analog RF receiver back-end which incorporates integrated filtering and a smart gain control that is easy to use with other receiver systems and offers superior performance characteristics.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a block diagram showing an operational diagram of a back-end radio receiver used in the prior art that employed a single mode sigma-delta converter. FIG. 2 is a block diagram showing implementation of a super heterodyne receiver that employs the multi-mode sigma-delta receiver subsystem 200.
FIG. 3 is a block diagram showing the multi-mode sigma-delta receiver subsystem with interference mitigation according to the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT Referring now to FIG. 2, a general block diagram of a digital dual conversion radio frequency (RF) receiver 50 includes a receiver first intermediate frequency stage 100 also known as the receiver front-end and a receiver second intermediate frequency stage 200 also known as the receiver back-end.
As is generally known in the art, the receiver front end 100 includes RF signals received though an antenna 101 or other input device that is fed through an antenna switch 103 that switches the antenna 101 between the power amplifier and receiver depending on the mode of the electronic device. A band pass filter 105 acts to filter undesired RF signals outside a specific passband. The remaining filtered signal is amplified using preamp 107 and subjected to another bandpass filter 109 increasing selectivity. Thus, only a narrow band of RF signals are applied to the first mixer 1 1 1. The first mixer 11 1 uses the RF signal from the bandpass filter 109 where it is mixed with a stable local oscillator signal 113 and output for use by the receiver back- end 200. As is also well known in the art, the first intermediate frequency (IF) signal from the first mixer 111 produces a signal at the sum and difference frequencies of the input signals. Since the primary signal of interest is the difference signal, the sum signal will subsequently be filtered in later receiver stages. In order to couple the RF signal from the receiver front end 100 to the receiver back end 200, a multiple-pole filter 115 can be used to provide a moderate degree of selectivity from the front-end 100 with substantially low signal loss. As known to those skilled in the art, the multiple-pole filter 115 may be a crystal filter, surface acoustic wave (SAW) filter or the like. A wide band crystal or SAW filter is allowable due to the wide dynamic range of the bandpass sigma-delta analog-to-digital converter (ADC). This has the advantage of size and cost reduction. In FIG. 3, a multi-mode bandpass sigma-delta (Σ-Δ) receiver subsystem with interference mitigation 200, in accordance with the preferred embodiment of the invention, includes a first IF signal input 201 that is fed to an first IF amplifier 203 whose gain may be controlled with an automatic gain control (AGC) input. The first IF signal input to the first IF amplifier is typically between 10 MHz and 400 MHz. Due to the wide range of second IF frequencies that can be used, this acts as an aid to mitigate any potential interference with on-board oscillators or synthesizers since the input signal to the Σ-Δ converter 215 can be controlled. The amplified first IF signal is then mixed with the input from the programmable second local oscillator (LO) synthesizer 207 and a voltage controlled oscillator (VCO) and loop filter 209. The output of the second mixer is intended to produce a lower frequency for the input to the Σ-Δ converter 215 discussed below. The second IF signal is amplified using a second IF amplifier 213, whose gain is also controlled using an AGC signal discussed hereinafter. The second IF amplifier 213 also provides anti-aliasing filtering (AAF). As is well known in the art, spurious or alias signals occur when sampling a signal waveform based on Nyquist criteria. Alias signals can be created or "folded- back" in-band that can later act to interfere or reduce performance of subsequent receiver stages and processing. In order to remove these alias signals, continuous time filtering techniques are most often employed.
The output of the second IF amplifier 213 is then fed to a multi mode bandpass Σ-Δ analog-to-digital converter (ADC) 215. The use of the Σ-Δ converter 215 and voltage reference 219 produce a digital signal from its input analog signal. As will be recognized by those skilled in the art, the Σ-Δ converter offers many advantages. These include a wide dynamic range within the bandwidth of interest due to the feedback offered within the converter. The IF frequency band is determined by the integrated switched capacitor filter networks and feed forward/feed back parameters of the Σ-Δ converter. This band generally will be centered at the second IF input frequency. Thus, any extraneous noise produced outside this band by the analog-to- digital converter will be eliminated through subsequent digital filtering. Additionally, the Σ-Δ converter 215 is operable at a variety of IF input frequencies easily programmed by changing the frequency of the clock generator 217. Finally, the Σ-Δ converter 215 offers a multiple bandwidth option as well as providing reduced power consumption when lower bandwidth mode(s) are selected. Specifically, wideband signals need higher sampling rates while higher sampling rates require a higher current drain. The multi-mode architecture allows for substantial current drain savings through alternate switching between narrow-band and wide-band modes as necessary. The clock generator 217 is controlled by the programmable clock generator synthesizer 211 and VCO and loop filter 212 and operates to synchronize operation of both the Σ-Δ converter 215 and the digital mixer/decimation network 221. The clock generator 217 can easily be changed or stepped in order to accommodate a variety of input second IF frequencies to the Σ-Δ converter 215. A digital signal from the Σ-Δ converter 215 is then applied in a serial bit stream to a digital mixer/decimation network 221. The digital mixer converters the digital data stream out of the Σ-Δ converter into two digital signals, an in phase signal and a quadrature phase signal. The decimation network 221 is used to decimate i.e. reduce the clock frequency and data rate of the incoming digital signals (I and Q) for subsequent digital signal processing. Consequently, the sample rate of the digital signals is reduced. The Nyquist criteria now must be met, in order to prevent and/or eliminate the presence of alias signals. Therefore, it is necessary to both decimate and filter eliminating any alias signals that are produced as a result of this process before further processing can occur. As will be recognized by those skilled in the art, the digital filtering is intended to remove any out of band signals or noise. This programmable capability provides a means for careful placement of spurious responses so as not to degrade receiver performance.
At the output of the decimation network 221, both in-phase (I) and quadrature (Q) bit streams are applied to a formatting network 223. The formatting network 223 has outputs that may be configured via the serial peripheral interface (discussed hereinafter) programming to enable an differential current mode output or differential voltage mode output in addition to the conventional single ended voltage mode output. The formatting network works to organize or format data from both the serial I and Q bit streams for interpretation by a digital signal processor (DSP) (not shown) connected to digital output 233. In order to facilitate data synchronization, formatting block 223 incorporates an embedded work sync functionality. Typically, a 16-bit word is produced from the in-phase information, and a 16-bit word is produced from the quadrature information and a 16-bit word is produced for use as automatic gain control (AGC) information. The synchronous serial interface works to insert synchronous information to determine the start and stop portions for each of these words for subsequent use by a DSP. A serial peripheral interface (SPI) port 225 and the associated control logic 227 are further provided to programably control the clip level of the digital signal in the multi-mode Σ-Δ converter 215. This controls the input voltage value within an acceptable limit to maintain the input within a predetermined dynamic range. Since the digital signal is supplied to the DSP circuitry (not shown) located off-chip, the DSP provides additional control of the AGC levels to each of the various AGC controlled components through the SPI port 225. This operates using control logic 227 where configuration data is entered though the SPI port 225. The control logic 227 operates with a programmable AGC circuit 229 whose digital output signal is converted to an analog signal through the use of a digital-to-analog converter 231. The AGC output signal is then used to control the second IF amplifier 213, the second mixer 205, the first IF amplifier 203 and the multi mode Σ-Δ ADC 215.
As will be evident to those skilled in the art, the interference mitigation portion of the multi mode bandpass sigma-delta (Σ-Δ) receiver subsystem 200 includes an internally controlled (m dB) continuously adjustable gain element and a stepped (n dB step) gain element provided in the first IF amplifier/mixer block. The receiver subsystem is programmable, via the SPI port, such that AGC thresholds which limit the input signal to Σ-Δ are held to "x" dB below the clip point. The second IF frequencies are programmable via a change in the converter clock rate. Moreover, programmable decimation ratios are used to allow the selection of the final serial data rates in the digital signal processor (DSP). The subsystem is capable of programmable baseband (i.e. about direct current (DC)) bandwidths in both the wide-band (approx. 150 kHz bandwidth) and narrow-band (less than 3 kHz bandwidth) modes. The switch from narrow-band to wide-band operation offers a distinct advantage to other receiver systems in the art in that the subsystem 200 is capable of multi-mode operation. Thus, the present invention is directed "to an integrated sigma-delta radio frequency receiver subsystem that includes a multi-mode sigma-delta analog to digital converter that provides a single and multi-bit output. A digital mixer is used to create in-phase and quadrature phase digital baseband signals with a programmable decimation network for reducing the frequency of the in-phase and quadrature bit streams. Finally, a programmable formatting network is used for organizing the in- phase and quadrature components from the decimation network for subsequent signal processing.
While the preferred embodiments of the invention have been illustrated and described, it will be clear that the invention is not so limited. Numerous modifications, changes, variations, substitutions and equivalents will occur to those skilled in the art without departing from the spirit and scope of the present invention as defined by the appended claims.
What is claimed is:

Claims

1. An integrated sigma-delta radio frequency (RF) receiver subsystem comprising: a multi-mode sigma-delta analog-to-digital converter for providing a single and multi-bit output; a digital mixer for creating in-phase (I) and quadrature phase (Q) digital baseband signals; a programmable decimation network for reducing the frequency of the in-phase and quadrature bit stream; and a programmable formatting network for organizing the in-phase and quadrature components from the decimation network for subsequent signal processing.
2. An integrated sigma-delta RF receiver subsystem as in claim 1, wherein the multi-mode sigma delta analog-to-digital converter includes an integrated switched capacitor filter.
3. An integrated sigma-delta RF receiver subsystem as in claim 1, wherein the multi-mode sigma-delta analog-to-digital converter is controlled using an automatic gain control (AGC) signal.
4. An integrated sigma-delta RF receiver subsystem as in claim 1 , wherein the AGC signal is controlled internally and through digital signal processing.
5. An integrated sigma-delta RF receiver subsystem as in claim 1, further comprising; at least one mixer; a mixer amplifier for amplifying an output signal controlled by the at least one mixer; and wherein the mixer amplifier is controlled using an automatic gain control (AGC) signal.
6. An integrated sigma-delta RF receiver subsystem as in claim 1 , wherein the AGC signal is provided internally and through digital signal processing.
7. An integrated sigma-delta radio frequency RF receiver subsystem as in claim 1, further comprising: a programmable clock generator for controlling the input passband frequency of the multi-mode sigma-delta analog-to-digital converter.
8. An integrated sigma-delta radio frequency RF receiver subsystem as in claim 1, further comprising: at least one interface for providing programming information from a digital signal processor for providing an automatic gain control (AGC) signal.
9. An integrated sigma-delta radio frequency (RF) receiver subsystem as in claim 1 , wherein the decimation network includes at least one digital filter for removing alias signals.
10. An integrated sigma-delta RF receiver as in claim 9, wherein the at least one digital filter is programmable.
PCT/US1999/023904 1998-10-19 1999-10-14 Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using same WO2000024167A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP99970816A EP1123609A4 (en) 1998-10-19 1999-10-14 Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using same
HK02108765A HK1047206A1 (en) 1998-10-19 2002-12-03 Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using same.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/174,628 US6160859A (en) 1998-10-19 1998-10-19 Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using the same
US09/174,628 1998-10-19

Publications (1)

Publication Number Publication Date
WO2000024167A1 true WO2000024167A1 (en) 2000-04-27

Family

ID=22636882

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/023904 WO2000024167A1 (en) 1998-10-19 1999-10-14 Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using same

Country Status (8)

Country Link
US (3) US6160859A (en)
EP (2) EP1445871B1 (en)
CN (1) CN1184783C (en)
AT (1) ATE354213T1 (en)
DE (1) DE69935173T2 (en)
ES (1) ES2280901T3 (en)
HK (1) HK1047206A1 (en)
WO (1) WO2000024167A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008014293A1 (en) * 2006-07-24 2008-01-31 Qualcomm Incorporated Saturation detection for analog-to-digital converter
WO2009093172A1 (en) 2008-01-25 2009-07-30 Nxp B.V. Improvements in or relating to radio receivers

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6445320B1 (en) * 1919-11-27 2002-09-03 Yamaha Corporation A/D conversion apparatus
TW405314B (en) * 1998-08-28 2000-09-11 Ind Tech Res Inst Device for eliminating DC offset utilizing noise regulation technique and its method
FR2797725B1 (en) * 1999-08-16 2001-11-09 St Microelectronics Sa METHOD AND DEVICE FOR CONVERTING AN ANALOG SIGNAL INTO A DIGITAL SIGNAL WITH AUTOMATIC GAIN CONTROL
DE69921495T2 (en) * 1999-12-23 2005-02-24 Freescale Semiconductor, Inc., Austin Dual mode with a single receiver circuit
US6408340B1 (en) * 2000-08-07 2002-06-18 Motorola, Inc. Method and apparatus for transferring data between electrical components
JP2002076975A (en) * 2000-08-17 2002-03-15 Samsung Electronics Co Ltd Digital down converter and receiver
FI20001913A (en) * 2000-08-30 2002-03-01 Nokia Mobile Phones Ltd Procedure and arrangements for reducing disturbance
DE10044456A1 (en) * 2000-09-08 2002-04-04 Infineon Technologies Ag Receiver circuit, especially for mobile radio
JP4652546B2 (en) * 2000-09-21 2011-03-16 三星電子株式会社 Receiving machine
US6639946B2 (en) * 2000-12-01 2003-10-28 International Business Machines Corporation Sigma delta modulator with SAW filter
US7076225B2 (en) * 2001-02-16 2006-07-11 Qualcomm Incorporated Variable gain selection in direct conversion receiver
US20020127985A1 (en) * 2001-03-08 2002-09-12 Fransis Bert L. Wideband local oscillator architecture
US20020127992A1 (en) * 2001-03-08 2002-09-12 Fransis Bert L. Wideband local oscillator architecture
DE60119889T2 (en) * 2001-04-02 2007-04-26 Stmicroelectronics N.V. Method for analog-to-digital conversion of an analog signal in a terminal of a wireless communication system, e.g. a mobile phone, and associated terminal
US7263143B1 (en) * 2001-05-07 2007-08-28 Adaptix, Inc. System and method for statistically directing automatic gain control
US7346134B2 (en) * 2001-05-15 2008-03-18 Finesse Wireless, Inc. Radio receiver
US6690748B2 (en) * 2001-07-06 2004-02-10 Motorola, Inc. Receiver with improved digital intermediate to base band demodulator
US7057540B2 (en) * 2001-10-26 2006-06-06 Texas Instruments Incorporated Sigma-delta (ΣΔ) analog-to-digital converter (ADC) structure incorporating a direct sampling mixer
US7356098B2 (en) * 2001-11-14 2008-04-08 Ipwireless, Inc. Method, communication system and communication unit for synchronisation for multi-rate communication
US6724331B1 (en) * 2001-11-27 2004-04-20 Ellipsis Digital Systems, Inc. Adaptive digital spectral compensation and calibration of analog components and transceiver chains
US6788236B2 (en) * 2001-12-18 2004-09-07 Globespanvirata, Inc. Method and system for implementing a sigma delta analog-to-digital converter
US6819910B2 (en) * 2002-03-08 2004-11-16 Broadcom Corp. Radio employing a self calibrating transmitter with reuse of receiver circuitry
US7295645B1 (en) * 2002-01-29 2007-11-13 Ellipsis Digital Systems, Inc. System, method and apparatus to implement low power high performance transceivers with scalable analog to digital conversion resolution and dynamic range
US7953174B2 (en) * 2002-03-20 2011-05-31 The Regents Of The University Of California Radio transmission frequency digital signal generation
US7315277B2 (en) * 2002-04-30 2008-01-01 The Johns Hopkins University Bit depth reduction for analog to digital conversion in global positioning system
US7324496B1 (en) 2002-05-01 2008-01-29 Nxp B.V. Highly integrated radio-frequency apparatus and associated methods
US6681181B2 (en) * 2002-05-20 2004-01-20 Sige Semiconductor Inc. GPS receiver with improved immunity to burst transmissions
US7218905B1 (en) * 2002-06-14 2007-05-15 Skyworks Solutions, Inc. Gain compensation
TW566011B (en) * 2002-09-23 2003-12-11 Ind Tech Res Inst Dual mode receiving method and device
CN1549454A (en) * 2003-05-16 2004-11-24 皇家飞利浦电子股份有限公司 ADC radio communication receiving machine with one limited dynamic range
US6894632B1 (en) * 2004-01-14 2005-05-17 Northrop Grumman Corporation Programmable analog-to-digital converter
US7508898B2 (en) * 2004-02-10 2009-03-24 Bitwave Semiconductor, Inc. Programmable radio transceiver
TWI373925B (en) 2004-02-10 2012-10-01 Tridev Res L L C Tunable resonant circuit, tunable voltage controlled oscillator circuit, tunable low noise amplifier circuit and method of tuning a resonant circuit
US8478921B2 (en) * 2004-03-31 2013-07-02 Silicon Laboratories, Inc. Communication apparatus implementing time domain isolation with restricted bus access
GB0407587D0 (en) * 2004-04-02 2004-05-05 Univ Nottingham Trent Cancer associated antigens
JP3970266B2 (en) * 2004-06-23 2007-09-05 株式会社半導体理工学研究センター Complex bandpass ΔΣ AD modulator, AD conversion circuit, and digital radio receiver
US8884791B2 (en) * 2004-06-29 2014-11-11 St-Ericsson Sa Keypad scanning with radio event isolation
US7248848B2 (en) * 2004-06-30 2007-07-24 Matthews Phillip M Communication apparatus including dual timer units
US20050008095A1 (en) * 2004-07-23 2005-01-13 Rush Frederick A. Apparatus using interrupts for controlling a processor for radio isolation and associated methods
US8472990B2 (en) * 2004-07-23 2013-06-25 St Ericsson Sa Apparatus using interrupts for controlling a processor for radio isolation and associated method
US7761056B2 (en) * 2004-07-23 2010-07-20 St-Ericsson Sa Method of controlling a processor for radio isolation using a timer
US7433393B2 (en) 2004-07-23 2008-10-07 Nxp B.V. Apparatus for controlling a digital signal processor for radio isolation and associated methods
WO2006023726A1 (en) 2004-08-19 2006-03-02 Intrinsix Corporation Hybrid heterodyne transmitters and receivers
US9602144B2 (en) * 2004-08-26 2017-03-21 Interdigital Technology Corporation Method and apparatus for processing multiple wireless communication services
US7593482B2 (en) * 2004-09-30 2009-09-22 St-Ericsson Sa Wireless communication system with hardware-based frequency burst detection
US7567637B2 (en) 2004-09-30 2009-07-28 St-Ericsson Sa Wireless communication system and method with frequency burst acquisition feature using autocorrelation and narrowband interference detection
US7268715B2 (en) * 2004-10-29 2007-09-11 Freescale Semiconductor, Inc. Gain control in a signal path with sigma-delta analog-to-digital conversion
US8019382B2 (en) * 2004-12-29 2011-09-13 St-Ericsson Sa Communication apparatus having a standard serial communication interface compatible with radio isolation
US7778674B2 (en) * 2004-12-29 2010-08-17 St-Ericsson Sa Communication apparatus having a SIM interface compatible with radio isolation
US7209061B2 (en) * 2005-03-30 2007-04-24 Silicon Laboratories, Inc. Method and system for sampling a signal
US7805170B2 (en) * 2005-03-30 2010-09-28 St-Ericsson Sa System and method for efficient power supply regulation compatible with radio frequency operation
US7199739B2 (en) * 2005-06-15 2007-04-03 Sigmatel, Inc. Programmable sample rate analog to digital converter and method for use therewith
JP3992287B2 (en) * 2005-06-15 2007-10-17 株式会社半導体理工学研究センター Complex bandpass filter, complex bandpass ΔΣ AD modulator, AD conversion circuit, and digital radio receiver
US7801207B2 (en) * 2005-06-24 2010-09-21 St-Ericsson Sa Signal processing task scheduling in a communication apparatus
US7283503B1 (en) 2005-06-24 2007-10-16 Silicon Laboratories, Inc. Communication apparatus including a buffer circuit having first and second portions for alternately storing results
US7414560B2 (en) * 2005-06-29 2008-08-19 Shaojie Chen Wireless communication system including an audio underflow protection mechanism operative with time domain isolation
US7250899B2 (en) * 2005-07-05 2007-07-31 Sige Semiconductor (Europe) Limited GPS receiver with improved immunity to collocated transmissions and method therefor
US7215269B2 (en) * 2005-10-12 2007-05-08 Avnera Corporation Delta-sigma analog-to-digital converter suitable for use in a radio receiver channel
US7761072B2 (en) * 2005-12-14 2010-07-20 Sige Semiconductor (Europe) Limited GPS receiver with improved immunity to burst transmissions
FR2895200B1 (en) * 2005-12-20 2008-02-22 Silicon Lab Inc METHOD FOR ACQUIRING A FREQUENCY CORRECTION BURST BY A RADIO COMMUNICATION DEVICE, AND CORRESPONDING RADIO COMMUNICATION DEVICE
DE602005015472D1 (en) * 2005-12-22 2009-08-27 Ericsson Telefon Ab L M Adjustment of the input signal level of a sigma-delta converter
US8130871B2 (en) * 2006-01-09 2012-03-06 Sigmatel, Inc. Integrated circuit having radio receiver and methods for use therewith
US7903679B1 (en) * 2006-04-11 2011-03-08 Altera Corporation Power supply filtering for programmable logic device having heterogeneous serial interface architecture
WO2007120400A1 (en) * 2006-04-16 2007-10-25 Intrinsix Corporation Mismatch-shaping dynamic element matching systems and methods for multi-bit sigma-delta data converters
JP4242397B2 (en) * 2006-05-29 2009-03-25 国立大学法人東京工業大学 Wireless communication apparatus and wireless communication method
US20080007365A1 (en) * 2006-06-15 2008-01-10 Jeff Venuti Continuous gain compensation and fast band selection in a multi-standard, multi-frequency synthesizer
US7672645B2 (en) 2006-06-15 2010-03-02 Bitwave Semiconductor, Inc. Programmable transmitter architecture for non-constant and constant envelope modulation
US7523329B2 (en) * 2006-07-19 2009-04-21 Texas Instruments Incorporated Apparatus for and method of reducing power consumption in a cable modem
US7656970B1 (en) * 2006-09-01 2010-02-02 Redpine Signals, Inc. Apparatus for a wireless communications system using signal energy to control sample resolution and rate
US7379002B1 (en) * 2006-12-15 2008-05-27 Freescale Semiconductor, Inc. Methods and apparatus for a multi-mode analog-to-digital converter
US8995288B2 (en) * 2007-06-11 2015-03-31 Broadcom Corporation Method and system for a configurable communication integrated circuit and/or chipset
US7898353B2 (en) * 2009-05-15 2011-03-01 Freescale Semiconductor, Inc. Clock conditioning circuit
FR2996387B1 (en) 2012-09-28 2015-08-07 Univ Pierre Et Marie Curie Paris 6 CAPACITIVE COUPLING SIGMA DELTA RF MODULATOR, ANALOGUE-DIGITAL CONVERTER AND APPARATUS COMPRISING SUCH A MODULATOR
US9112522B2 (en) * 2013-07-02 2015-08-18 Enphase Energy, Inc. Delta conversion analog to digital converter providing direct and quadrature output
US9912348B1 (en) * 2016-12-14 2018-03-06 GM Global Technology Operations LLC Method and apparatus for hybrid delta-sigma and Nyquist data converters
CN106506019B (en) * 2016-12-16 2019-01-22 中国电子科技集团公司第五十四研究所 A kind of broadband Larger Dynamic radiofrequency receiving chip
US9960785B1 (en) * 2017-04-06 2018-05-01 Analog Devices Global Dual-input analog-to-digital converter for improved receiver gain control
JP7306174B2 (en) * 2019-09-09 2023-07-11 株式会社デンソー A/D converter

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5345409A (en) * 1993-03-25 1994-09-06 General Electric Company Programmable digital signal processor system for processing electrical power signals
US5442353A (en) * 1993-10-25 1995-08-15 Motorola, Inc. Bandpass sigma-delta analog-to-digital converter (ADC), method therefor, and receiver using same
US5541600A (en) * 1993-06-28 1996-07-30 Csem Centre Suisse D'electronique Et De Microtechnique Sa-Recherche Et Developpement Signal processing circuit including a variable gain input stage
US5561425A (en) * 1992-12-16 1996-10-01 U.S. Philips Corporation Multiplexed delta-sigma analog-to-digital converter
US5621345A (en) * 1995-04-07 1997-04-15 Analog Devices, Inc. In-phase and quadrature sampling circuit
US5689440A (en) * 1995-02-28 1997-11-18 Motorola, Inc. Voice compression method and apparatus in a communication system

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2829605B2 (en) * 1985-09-03 1998-11-25 モトローラ・インコーポレーテッド Digital radio frequency receiver
WO1994005087A1 (en) * 1992-08-25 1994-03-03 Wireless Access, Inc. A direct conversion receiver for multiple protocols
FR2702902B1 (en) * 1993-03-15 1995-04-21 Alcatel Radiotelephone Digital intermediate frequency receiver and baseband filtering method implemented in this receiver.
DE59510984D1 (en) * 1994-09-05 2005-02-10 Landis & Gyr Ag Zug Arrangement for measuring electrical energy
US5646621A (en) * 1994-11-02 1997-07-08 Advanced Micro Devices, Inc. Delta-sigma ADC with multi-stage decimation filter and gain compensation filter
KR0155622B1 (en) * 1995-05-02 1998-12-15 문정환 Delta-sigma a/d converter
US5787125A (en) * 1996-05-06 1998-07-28 Motorola, Inc. Apparatus for deriving in-phase and quadrature-phase baseband signals from a communication signal
US6151354A (en) * 1997-12-19 2000-11-21 Rockwell Science Center Multi-mode, multi-band, multi-user radio system architecture

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5561425A (en) * 1992-12-16 1996-10-01 U.S. Philips Corporation Multiplexed delta-sigma analog-to-digital converter
US5345409A (en) * 1993-03-25 1994-09-06 General Electric Company Programmable digital signal processor system for processing electrical power signals
US5541600A (en) * 1993-06-28 1996-07-30 Csem Centre Suisse D'electronique Et De Microtechnique Sa-Recherche Et Developpement Signal processing circuit including a variable gain input stage
US5442353A (en) * 1993-10-25 1995-08-15 Motorola, Inc. Bandpass sigma-delta analog-to-digital converter (ADC), method therefor, and receiver using same
US5689440A (en) * 1995-02-28 1997-11-18 Motorola, Inc. Voice compression method and apparatus in a communication system
US5621345A (en) * 1995-04-07 1997-04-15 Analog Devices, Inc. In-phase and quadrature sampling circuit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008014293A1 (en) * 2006-07-24 2008-01-31 Qualcomm Incorporated Saturation detection for analog-to-digital converter
US7656327B2 (en) 2006-07-24 2010-02-02 Qualcomm, Incorporated Saturation detection for analog-to-digital converter
WO2009093172A1 (en) 2008-01-25 2009-07-30 Nxp B.V. Improvements in or relating to radio receivers
CN101933229A (en) * 2008-01-25 2010-12-29 Nxp股份有限公司 The improvement of radio receiver
US8249535B2 (en) 2008-01-25 2012-08-21 Nxp B.V. Radio receivers

Also Published As

Publication number Publication date
EP1445871A1 (en) 2004-08-11
EP1123609A4 (en) 2003-01-08
EP1123609A1 (en) 2001-08-16
US6356603B1 (en) 2002-03-12
US6160859A (en) 2000-12-12
ATE354213T1 (en) 2007-03-15
ES2280901T3 (en) 2007-09-16
DE69935173D1 (en) 2007-03-29
US6498819B1 (en) 2002-12-24
HK1047206A1 (en) 2003-02-07
CN1359578A (en) 2002-07-17
DE69935173T2 (en) 2007-12-20
EP1445871B1 (en) 2007-02-14
CN1184783C (en) 2005-01-12

Similar Documents

Publication Publication Date Title
EP1445871B1 (en) Integrated multi-mode bandpass sigma-delta receiver subsystem with interference mitigation and method of using same
EP0632577B1 (en) Multi-stage digital RF translator
US7199739B2 (en) Programmable sample rate analog to digital converter and method for use therewith
US5557642A (en) Direct conversion receiver for multiple protocols
JP4750833B2 (en) Switched capacitor network for frequency regulation and frequency down-conversion
US6424683B1 (en) Circuit for demodulating two-dimensional data symbols transmitted by a carrier-based data transmission
EP0335037A1 (en) Direct conversion radio
KR20010089742A (en) Circuit for a multi-standard communications terminal
EP1712006A1 (en) New receiver architecture for wireless communication
US7526254B2 (en) Digital radio front end with minimized IF signal path
WO2002015384A9 (en) Method and apparatus for a frequency agile variable bandwidth transceiver
KR100675418B1 (en) Digital decoder and applications thereof
US7123892B2 (en) Architecture for an AM/FM digital intermediate frequency radio
JPH11112462A (en) Receiver for digital broadcast
KR100771385B1 (en) A sampling device having an intrinsic filter
JP2003318760A (en) Receiver using undersampling system
JP2002540710A (en) converter
JP2002152071A (en) Software receiver

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 99812334.X

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): CN

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1999970816

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1999970816

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1999970816

Country of ref document: EP