WO1999014663A2 - Data processing unit with digital signal processing capabilities - Google Patents
Data processing unit with digital signal processing capabilities Download PDFInfo
- Publication number
- WO1999014663A2 WO1999014663A2 PCT/US1998/018574 US9818574W WO9914663A2 WO 1999014663 A2 WO1999014663 A2 WO 1999014663A2 US 9818574 W US9818574 W US 9818574W WO 9914663 A2 WO9914663 A2 WO 9914663A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- register
- word
- registers
- processing unit
- data processing
- Prior art date
Links
- 239000000872 buffer Substances 0.000 claims abstract description 47
- 230000008878 coupling Effects 0.000 claims abstract description 9
- 238000010168 coupling process Methods 0.000 claims abstract description 9
- 238000005859 coupling reaction Methods 0.000 claims abstract description 9
- 239000003607 modifier Substances 0.000 claims description 7
- 239000007853 buffer solution Substances 0.000 claims 2
- 230000006870 function Effects 0.000 description 9
- 230000007246 mechanism Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000000844 transformation Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/60—Memory management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30112—Register structure comprising data of variable length
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3816—Instruction alignment, e.g. cache line crossing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- Executing Machine-Instructions (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000512132A JP2001516916A (en) | 1997-09-12 | 1998-09-04 | Data processing device with digital signal processing capability |
EP98945910A EP1019805B1 (en) | 1997-09-12 | 1998-09-04 | Data processing unit with digital signal processing capabilities |
KR1020007002645A KR20010030593A (en) | 1997-09-12 | 1998-09-04 | Data processing unit with digital signal processing capabilities |
IL13436298A IL134362A0 (en) | 1997-09-12 | 1998-09-04 | Data processing unit with digital signal processing capabilities |
DE69824193T DE69824193T2 (en) | 1997-09-12 | 1998-09-04 | DATA PROCESSING UNIT WITH THE ABILITY OF DIGITAL SIGNAL PROCESSING |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/928,764 | 1997-09-12 | ||
US08/928,764 US6260137B1 (en) | 1997-09-12 | 1997-09-12 | Data processing unit with digital signal processing capabilities |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999014663A2 true WO1999014663A2 (en) | 1999-03-25 |
WO1999014663A3 WO1999014663A3 (en) | 1999-08-05 |
Family
ID=25456710
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1998/018574 WO1999014663A2 (en) | 1997-09-12 | 1998-09-04 | Data processing unit with digital signal processing capabilities |
Country Status (7)
Country | Link |
---|---|
US (1) | US6260137B1 (en) |
EP (1) | EP1019805B1 (en) |
JP (1) | JP2001516916A (en) |
KR (1) | KR20010030593A (en) |
DE (1) | DE69824193T2 (en) |
IL (1) | IL134362A0 (en) |
WO (1) | WO1999014663A2 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000068783A2 (en) | 1999-05-12 | 2000-11-16 | Analog Devices, Inc. | Digital signal processor computation core |
WO2001042917A1 (en) * | 1999-12-09 | 2001-06-14 | 'ASSOCIATION MICROLOR', Association pour la promotion de la microélectronique en Lorraine | User-configurable processor |
WO2003100600A2 (en) | 2002-05-24 | 2003-12-04 | Koninklijke Philips Electronics N.V. | An address generation unit for a processor |
US6820189B1 (en) | 1999-05-12 | 2004-11-16 | Analog Devices, Inc. | Computation core executing multiple operation DSP instructions and micro-controller instructions of shorter length without performing switch operation |
US6829696B1 (en) * | 1999-12-30 | 2004-12-07 | Texas Instruments Incorporated | Data processing system with register store/load utilizing data packing/unpacking |
KR100463121B1 (en) * | 2000-06-30 | 2004-12-23 | 아나로그 디바이시즈 인코포레이티드 | General purpose register file architecture for aligned simd |
US6859872B1 (en) | 1999-05-12 | 2005-02-22 | Analog Devices, Inc. | Digital signal processor computation core with pipeline having memory access stages and multiply accumulate stages positioned for efficient operation |
US7107302B1 (en) | 1999-05-12 | 2006-09-12 | Analog Devices, Inc. | Finite impulse response filter algorithm for implementation on digital signal processor having dual execution units |
US7111155B1 (en) | 1999-05-12 | 2006-09-19 | Analog Devices, Inc. | Digital signal processor computation core with input operand selection from operand bus for dual operations |
US7281117B2 (en) | 2002-09-25 | 2007-10-09 | Matsushita Electric Industrial Co., Ltd. | Processor executing SIMD instructions |
WO2008050256A1 (en) * | 2006-10-26 | 2008-05-02 | Nxp B.V. | Address calculation unit |
WO2017146860A1 (en) * | 2016-02-26 | 2017-08-31 | Qualcomm Incorporated | Combining loads or stores in computer processing |
WO2022179944A1 (en) * | 2021-02-26 | 2022-09-01 | International Business Machines Corporation | Vector pack and unpack instructions |
US11593117B2 (en) | 2018-06-29 | 2023-02-28 | Qualcomm Incorporated | Combining load or store instructions |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6385634B1 (en) | 1995-08-31 | 2002-05-07 | Intel Corporation | Method for performing multiply-add operations on packed data |
US7395298B2 (en) * | 1995-08-31 | 2008-07-01 | Intel Corporation | Method and apparatus for performing multiply-add operations on packed data |
US6786420B1 (en) | 1997-07-15 | 2004-09-07 | Silverbrook Research Pty. Ltd. | Data distribution mechanism in the form of ink dots on cards |
US6618117B2 (en) | 1997-07-12 | 2003-09-09 | Silverbrook Research Pty Ltd | Image sensing apparatus including a microcontroller |
US6803989B2 (en) | 1997-07-15 | 2004-10-12 | Silverbrook Research Pty Ltd | Image printing apparatus including a microcontroller |
US7724282B2 (en) | 1997-07-15 | 2010-05-25 | Silverbrook Research Pty Ltd | Method of processing digital image to correct for flash effects |
US6879341B1 (en) | 1997-07-15 | 2005-04-12 | Silverbrook Research Pty Ltd | Digital camera system containing a VLIW vector processor |
AUPO850597A0 (en) | 1997-08-11 | 1997-09-04 | Silverbrook Research Pty Ltd | Image processing method and apparatus (art01a) |
AUPO802797A0 (en) | 1997-07-15 | 1997-08-07 | Silverbrook Research Pty Ltd | Image processing method and apparatus (ART54) |
US6985207B2 (en) | 1997-07-15 | 2006-01-10 | Silverbrook Research Pty Ltd | Photographic prints having magnetically recordable media |
US6948794B2 (en) | 1997-07-15 | 2005-09-27 | Silverbrook Reserach Pty Ltd | Printhead re-capping assembly for a print and demand digital camera system |
US6690419B1 (en) | 1997-07-15 | 2004-02-10 | Silverbrook Research Pty Ltd | Utilising eye detection methods for image processing in a digital image camera |
US7110024B1 (en) | 1997-07-15 | 2006-09-19 | Silverbrook Research Pty Ltd | Digital camera system having motion deblurring means |
US6624848B1 (en) | 1997-07-15 | 2003-09-23 | Silverbrook Research Pty Ltd | Cascading image modification using multiple digital cameras incorporating image processing |
US6230257B1 (en) | 1998-03-31 | 2001-05-08 | Intel Corporation | Method and apparatus for staggering execution of a single packed data instruction using the same circuit |
US6230253B1 (en) * | 1998-03-31 | 2001-05-08 | Intel Corporation | Executing partial-width packed data instructions |
AUPP702098A0 (en) | 1998-11-09 | 1998-12-03 | Silverbrook Research Pty Ltd | Image creation method and apparatus (ART73) |
AUPQ056099A0 (en) | 1999-05-25 | 1999-06-17 | Silverbrook Research Pty Ltd | A method and apparatus (pprint01) |
GB2352065B (en) * | 1999-07-14 | 2004-03-03 | Element 14 Ltd | A memory access system |
US6539467B1 (en) * | 1999-11-15 | 2003-03-25 | Texas Instruments Incorporated | Microprocessor with non-aligned memory access |
US6453405B1 (en) * | 2000-02-18 | 2002-09-17 | Texas Instruments Incorporated | Microprocessor with non-aligned circular addressing |
GB2363869B (en) * | 2000-06-20 | 2004-06-23 | Element 14 Inc | Register addressing |
US7430578B2 (en) * | 2001-10-29 | 2008-09-30 | Intel Corporation | Method and apparatus for performing multiply-add operations on packed byte data |
EP1701249A1 (en) * | 2005-03-11 | 2006-09-13 | Interuniversitair Microelektronica Centrum Vzw | Ultra low power ASIP (Application-Domain specific Instruction-set Processor) microcomputer |
US7788420B2 (en) * | 2005-09-22 | 2010-08-31 | Lsi Corporation | Address buffer mode switching for varying request sizes |
JP5327432B2 (en) * | 2008-08-11 | 2013-10-30 | セイコーエプソン株式会社 | Signal processor and semiconductor device |
JP5311008B2 (en) * | 2008-08-11 | 2013-10-09 | セイコーエプソン株式会社 | Signal processor and semiconductor device |
US8904115B2 (en) * | 2010-09-28 | 2014-12-02 | Texas Instruments Incorporated | Cache with multiple access pipelines |
US8935468B2 (en) * | 2012-12-31 | 2015-01-13 | Cadence Design Systems, Inc. | Audio digital signal processor |
US10228941B2 (en) * | 2013-06-28 | 2019-03-12 | Intel Corporation | Processors, methods, and systems to access a set of registers as either a plurality of smaller registers or a combined larger register |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4992934A (en) * | 1986-12-15 | 1991-02-12 | United Technologies Corporation | Reduced instruction set computing apparatus and methods |
EP0473805A1 (en) * | 1990-09-03 | 1992-03-11 | International Business Machines Corporation | Computer system with improved performance |
EP0679991A1 (en) * | 1994-04-26 | 1995-11-02 | Advanced Micro Devices, Inc. | Data processor for variable width operands |
WO1996017291A1 (en) * | 1994-12-02 | 1996-06-06 | Intel Corporation | Microprocessor with packing operation of composite operands |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2816248B2 (en) * | 1989-11-08 | 1998-10-27 | 株式会社日立製作所 | Data processor |
US6070003A (en) * | 1989-11-17 | 2000-05-30 | Texas Instruments Incorporated | System and method of memory access in apparatus having plural processors and plural memories |
CA2045705A1 (en) * | 1990-06-29 | 1991-12-30 | Richard Lee Sites | In-register data manipulation in reduced instruction set processor |
US5574928A (en) * | 1993-10-29 | 1996-11-12 | Advanced Micro Devices, Inc. | Mixed integer/floating point processor core for a superscalar microprocessor with a plurality of operand buses for transferring operand segments |
US5734874A (en) * | 1994-04-29 | 1998-03-31 | Sun Microsystems, Inc. | Central processing unit with integrated graphics functions |
DE69519449T2 (en) * | 1994-05-05 | 2001-06-21 | Conexant Systems Inc | Space pointer data path |
US5659700A (en) * | 1995-02-14 | 1997-08-19 | Winbond Electronis Corporation | Apparatus and method for generating a modulo address |
US5721892A (en) * | 1995-08-31 | 1998-02-24 | Intel Corporation | Method and apparatus for performing multiply-subtract operations on packed data |
US6385634B1 (en) * | 1995-08-31 | 2002-05-07 | Intel Corporation | Method for performing multiply-add operations on packed data |
US5852726A (en) * | 1995-12-19 | 1998-12-22 | Intel Corporation | Method and apparatus for executing two types of instructions that specify registers of a shared logical register file in a stack and a non-stack referenced manner |
US5896543A (en) * | 1996-01-25 | 1999-04-20 | Analog Devices, Inc. | Digital signal processor architecture |
US5864713A (en) * | 1996-02-12 | 1999-01-26 | Hewlett-Packard Company | Method for determining if data should be written at the beginning of a buffer depending on space available after unread data in the buffer |
US5752271A (en) * | 1996-04-29 | 1998-05-12 | Sun Microsystems, Inc. | Method and apparatus for using double precision addressable registers for single precision data |
US5812147A (en) * | 1996-09-20 | 1998-09-22 | Silicon Graphics, Inc. | Instruction methods for performing data formatting while moving data between memory and a vector register file |
US5913054A (en) * | 1996-12-16 | 1999-06-15 | International Business Machines Corporation | Method and system for processing a multiple-register instruction that permit multiple data words to be written in a single processor cycle |
-
1997
- 1997-09-12 US US08/928,764 patent/US6260137B1/en not_active Expired - Lifetime
-
1998
- 1998-09-04 WO PCT/US1998/018574 patent/WO1999014663A2/en active IP Right Grant
- 1998-09-04 EP EP98945910A patent/EP1019805B1/en not_active Expired - Lifetime
- 1998-09-04 DE DE69824193T patent/DE69824193T2/en not_active Expired - Lifetime
- 1998-09-04 JP JP2000512132A patent/JP2001516916A/en active Pending
- 1998-09-04 IL IL13436298A patent/IL134362A0/en unknown
- 1998-09-04 KR KR1020007002645A patent/KR20010030593A/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4992934A (en) * | 1986-12-15 | 1991-02-12 | United Technologies Corporation | Reduced instruction set computing apparatus and methods |
EP0473805A1 (en) * | 1990-09-03 | 1992-03-11 | International Business Machines Corporation | Computer system with improved performance |
EP0679991A1 (en) * | 1994-04-26 | 1995-11-02 | Advanced Micro Devices, Inc. | Data processor for variable width operands |
WO1996017291A1 (en) * | 1994-12-02 | 1996-06-06 | Intel Corporation | Microprocessor with packing operation of composite operands |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7107302B1 (en) | 1999-05-12 | 2006-09-12 | Analog Devices, Inc. | Finite impulse response filter algorithm for implementation on digital signal processor having dual execution units |
WO2000068783A3 (en) * | 1999-05-12 | 2001-08-09 | Analog Devices Inc | Digital signal processor computation core |
US7111155B1 (en) | 1999-05-12 | 2006-09-19 | Analog Devices, Inc. | Digital signal processor computation core with input operand selection from operand bus for dual operations |
WO2000068783A2 (en) | 1999-05-12 | 2000-11-16 | Analog Devices, Inc. | Digital signal processor computation core |
US6820189B1 (en) | 1999-05-12 | 2004-11-16 | Analog Devices, Inc. | Computation core executing multiple operation DSP instructions and micro-controller instructions of shorter length without performing switch operation |
US6859872B1 (en) | 1999-05-12 | 2005-02-22 | Analog Devices, Inc. | Digital signal processor computation core with pipeline having memory access stages and multiply accumulate stages positioned for efficient operation |
WO2001042917A1 (en) * | 1999-12-09 | 2001-06-14 | 'ASSOCIATION MICROLOR', Association pour la promotion de la microélectronique en Lorraine | User-configurable processor |
FR2802321A1 (en) * | 1999-12-09 | 2001-06-15 | Ass Pour La Promotion De La Mi | USER CONFIGURABLE PROCESSOR |
US6829696B1 (en) * | 1999-12-30 | 2004-12-07 | Texas Instruments Incorporated | Data processing system with register store/load utilizing data packing/unpacking |
KR100463121B1 (en) * | 2000-06-30 | 2004-12-23 | 아나로그 디바이시즈 인코포레이티드 | General purpose register file architecture for aligned simd |
WO2003100600A3 (en) * | 2002-05-24 | 2004-08-19 | Koninkl Philips Electronics Nv | An address generation unit for a processor |
WO2003100600A2 (en) | 2002-05-24 | 2003-12-04 | Koninklijke Philips Electronics N.V. | An address generation unit for a processor |
US7383419B2 (en) | 2002-05-24 | 2008-06-03 | Nxp B.V. | Address generation unit for a processor |
US7281117B2 (en) | 2002-09-25 | 2007-10-09 | Matsushita Electric Industrial Co., Ltd. | Processor executing SIMD instructions |
US7594099B2 (en) | 2002-09-25 | 2009-09-22 | Panasonic Corporation | Processor executing SIMD instructions |
WO2008050256A1 (en) * | 2006-10-26 | 2008-05-02 | Nxp B.V. | Address calculation unit |
WO2017146860A1 (en) * | 2016-02-26 | 2017-08-31 | Qualcomm Incorporated | Combining loads or stores in computer processing |
US11593117B2 (en) | 2018-06-29 | 2023-02-28 | Qualcomm Incorporated | Combining load or store instructions |
WO2022179944A1 (en) * | 2021-02-26 | 2022-09-01 | International Business Machines Corporation | Vector pack and unpack instructions |
US11442726B1 (en) | 2021-02-26 | 2022-09-13 | International Business Machines Corporation | Vector pack and unpack instructions |
Also Published As
Publication number | Publication date |
---|---|
WO1999014663A3 (en) | 1999-08-05 |
EP1019805A2 (en) | 2000-07-19 |
DE69824193T2 (en) | 2005-05-19 |
JP2001516916A (en) | 2001-10-02 |
KR20010030593A (en) | 2001-04-16 |
IL134362A0 (en) | 2001-04-30 |
US6260137B1 (en) | 2001-07-10 |
DE69824193D1 (en) | 2004-07-01 |
EP1019805B1 (en) | 2004-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6260137B1 (en) | Data processing unit with digital signal processing capabilities | |
KR100325430B1 (en) | Data processing apparatus and method for performing different word-length arithmetic operations | |
US6944747B2 (en) | Apparatus and method for matrix data processing | |
JP2501711B2 (en) | One-chip digital signal processor | |
KR20100122493A (en) | A processor | |
WO2005013084A2 (en) | Method and system for performing operations on data and transferring data | |
CN111353126A (en) | Block matrix multiplication system | |
KR100859044B1 (en) | Simd calculation mode capable of designating multiple registers | |
JPH02300983A (en) | Fast arithmetic processing for central processing unit | |
US20050125639A1 (en) | Table lookup operation within a data processing system | |
US6647484B1 (en) | Transpose address mode in general purpose DSP processor | |
US20240028338A1 (en) | Histogram operation | |
US7111155B1 (en) | Digital signal processor computation core with input operand selection from operand bus for dual operations | |
US7392276B2 (en) | Efficient multiplication sequence for large integer operands wider than the multiplier hardware | |
KR20030055467A (en) | A method for memory allocation using multi-level partition | |
EP2267596B1 (en) | Processor core for processing instructions of different formats | |
EP0927390B1 (en) | Processing of conditional select and move instructions | |
US6223275B1 (en) | Microprocessor with reduced instruction set limiting the address space to upper 2 Mbytes and executing a long type register branch instruction in three intermediate instructions | |
JP2001501001A (en) | Input operand control in data processing systems | |
JPS62134763A (en) | Index applicator for 3 address code | |
US7107302B1 (en) | Finite impulse response filter algorithm for implementation on digital signal processor having dual execution units | |
US6820189B1 (en) | Computation core executing multiple operation DSP instructions and micro-controller instructions of shorter length without performing switch operation | |
US6859872B1 (en) | Digital signal processor computation core with pipeline having memory access stages and multiply accumulate stages positioned for efficient operation | |
KR19980018071A (en) | Single instruction multiple data processing in multimedia signal processor | |
KR930003399B1 (en) | Microprogrammed systems software instruction undo |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 134362 Country of ref document: IL |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): IL JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): IL JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1998945910 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2000 512132 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020007002645 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1998945910 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020007002645 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1020007002645 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1998945910 Country of ref document: EP |