WO1999004461A1 - Interposers for land grid arrays - Google Patents
Interposers for land grid arrays Download PDFInfo
- Publication number
- WO1999004461A1 WO1999004461A1 PCT/US1998/014248 US9814248W WO9904461A1 WO 1999004461 A1 WO1999004461 A1 WO 1999004461A1 US 9814248 W US9814248 W US 9814248W WO 9904461 A1 WO9904461 A1 WO 9904461A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sheet
- apertures
- axes
- conductive
- array
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10378—Interposers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/041—Solder preforms in the shape of solder balls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
- Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
- Y10T29/4921—Contact or terminal manufacturing by assembling plural parts with bonding
- Y10T29/49211—Contact or terminal manufacturing by assembling plural parts with bonding of fused material
- Y10T29/49213—Metal
Definitions
- This invention relates to interposers for connecting land grid array components, and particularly to the interposer, a process for fabricating the interposer, and the land grid array assembly including the interposer.
- Circuit boards ordinarily include circuit patterns or traces printed on various levels internal to the board and/or on one or both sides of the board. Components are ordinarily mounted on one side of the board and electrically connected to the circuit patterns.
- Prior to the introduction of surface mount and land grid array components it was common to mount components to a circuit board and extend leads from the components through plated-through holes in the circuit board to mounting pads on the opposite side. The plated-through holes were electrically connected to the desired locations on the circuit pattern.
- the component leads were ordinarily arranged in a pattern along the edges of the component with the ends of the component leads soldered to the pads on the opposite side of the board to establish mechanical and electrical connection to the board and circuit pattern.
- Land grid array components are a class of surface mounted components that employ a grid array of solder connections on a surface of a component. The solder connections of the grid array are not limited to the edges of the component, but instead are dispersed across the surface in spaced relation in an area array that is usually uniform. Land grid array components include ball grid array components, solder grid array components and column grid array components. The surface bearing the land grid array is positioned to confront an identical grid array of circuit pads on a circuit board, and solder beads, balls or columns are heated to reflow to attach or detach the component from the circuit board.
- a land grid array connection electrically connects a circuit component to a substrate.
- An array of a plurality of first conductive lands are electrically connected to the component.
- a first flexible sheet of electrically insulating material has a plurality of first apertures arranged in an array corresponding to the array of the first conductive lands. Each of the first apertures receives one of the first conductive lands.
- An array of a plurality of second conductive lands are electrically connected to the substrate.
- a second flexible sheet of electrically insulating material has a plurality of second apertures arranged in an array corresponding to the array of the second conductive lands. Each of the second apertures receives one of the second conductive lands.
- a plurality of conductive pads are sandwiched between the first and second sheets. Each conductive pad is in electrical communication with a respective first land received in a respective first aperture and a respective second land received in a respective second apertures.
- each of the first and second apertures is substantially circular and has a respective axis substantially perpendicular to the respective pad, the axes of the second apertures being out of registration with the respective axes of the first apertures.
- a flexible interposer attaches a land grid array connection of a circuit component to a land grid array connection of a substrate.
- the interposer comprises a first flexible sheet of electrically insulating material having a plurality of first apertures arranged in an array to receive the lands of the land grid array of the circuit component.
- a second flexible sheet of electrically insulating material has a plurality of second apertures arranged in an array to receive the lands of the land grid array of the substrate.
- a plurality of conductive pads are sandwiched between the first and second sheets, each conductive pad being in electrical communication with a respective one of the first apertures and a respective one of the second apertures.
- the first and second apertures are substantially circular and have respective axis substantially perpendicular to the respective pad; the axes of the second apertures being out of registration with the respective axes of the first apertures.
- An interposer is formed according to the present invention by forming a laminate comprising a first sheet of electrically insulating material having a first plurality of apertures and a second sheet of electrically conductive material laminated to the first sheet.
- the first plurality of apertures are closed by the second sheet.
- Material of the second sheet is removed from at least around some of the first apertures to form conductive pads closing the first apertures.
- a third sheet of electrically insulating material is then attached to the second sheet, the third sheet having a second plurality of apertures. The third sheet is positioned relative to the second sheet such that the apertures of the second plurality are closed by the conductive pads.
- the third sheet is positioned relative to the first sheet so that the apertures of the second plurality are not in registration with the apertures of the first plurality.
- the laminate is formed by laminating the first sheet to the second sheet, and subsequently drilling the first plurality of apertures through the first sheet without drilling through the second sheet.
- the apertures of the first plurality are substantially circular and have axes perpendicular to a plane of the laminate.
- the laminate is formed by forming the first plurality of apertures through the first sheet; the apertures of the first plurality being substantially circular, and subsequently laminating the first sheet to the second sheet so that the apertures of the first plurality have axes perpendicular to a plane of the laminate.
- the third sheet is attached to the second sheet by bonding a sheet of electrically insulating material to the second sheet with an adhesive, and laser drilling the second plurality of apertures in the third sheet so that material displaced by the drilling process fills voids in the second sheet left by removal of material of the second sheet to form the pads.
- Fig. 2 is a section view illustrating a land grid array component attached to a printed wiring board employing an interposer in accordance with the present invention.
- Figs. 1 A-1E illustrate a preferred form of the process for forming interposer 10 in accordance with the presently preferred embodiment of the present invention
- Fig. IE being a section view of the completed interposer.
- the completed interposer comprises a layer 12 of electrically insulating material, such as polyimide, and a layer 14 also electrically insulating material, such as polyimide.
- a plurality of first apertures 16 extend through layer 12.
- Apertures 16 are arranged in a pattern conforming to the land grid array of the land grid array component to which the interposer is to be used.
- apertures 16 are circular and are centered on axes 18, perpendicular to the interposer.
- bottom layer 14 includes a plurality of second apertures 20 extending therethrough, centered on axes 22, also perpendicular to the interposer.
- a plurality of conductive pads 24 are sandwiched between layers 12 and 14, and are separated by insulating material 26, such as polyimide. Each pad 24 closes the internal end of a respective aperture 16 and 20, such that a single pad 24 provides a conductive path between respective single apertures 16 and 20.
- insulating material 26 such as polyimide.
- Interposer 10 is formed by laminating a layer 12 of polyimide to copper layer 30 (Fig. 1A).
- a plurality of apertures 16 are formed in layer 12.
- Apertures 16 may be formed before lamination of layer 12 to layer 30, or may be laser-drilled subsequent to lamination. Because laser-drilling removes adhesive, laser-drilling is preferred over pre-drilling to make certain that the interface between each aperture 16 and layer 30 is clean and free of debris. Laser-drilling is adjusted such that copper layer 30 is not significantly drilled.
- each aperture is circular in section and having an axis 18 perpendicular to the plane of copper layer 30.
- copper layer 30 is patterned to form a plurality of copper pads 24.
- copper layer is etched to remove copper material from between the pads, and at the edges. The result is such that each pad 24 closes a respective aperture 16.
- each pad 24 is rectangular or square in geometry, with a smallest side dimension larger than the diameter of the respective aperture 16. As shown particularly in Fig.
- An array of apertures 20 are laser-drilled into and through layer 14 to expose a surface of each pad 24.
- the axis 22 of each aperture 20 is preferably out of registration from the respective axis 18 of the aperture confronting the opposite side of the respective pad 24.
- Laser-drilling of apertures 20 heats the polyimide and adhesive material of layer 14 so that some of the excess material flows into the space 26 in copper layer 30 that had been etched away to form the pads.
- the excess material flowed into spaces 26 provides additional structural integrity to the completed interposer.
- FIG. 2 is a section view illustrating the use of interposer 10 to connect a ball grid array component 40 to a ball grid array connection scheme on a printed wiring board 42. More particularly, a first ball grid array comprising conductive spheres 44 are solder-attached to component 40 using a suitable solder 46. Spheres 44 are then solder-attached to aperture 16 of interposer 10 using solder 48. Next, solder spheres 50 are attached to interposer 10 at apertures 20 using a high temperature solder 52. Finally, the spheres 50 of the ball grid array attached to interposer 10 are soldered to pads on printed wiring board 24 using solder 54.
- solder connections 46, 48, and 54 may be low temperature tin/lead (63 :37) solder, solder connection 52 may be a high temperature tin/silver (96.5:3.5) solder.
- Spheres 44 may be a high temperature tin/lead (10:90) solder and spheres 50 may be a high temperature tin-lead (10:90) solder or copper.
- each of the polyimide layers 12 and 14 has a thickness between about 0.001 and 0.002 inches
- the copper layer is a thin copper foil having a thickness between about 0.0005 and 0.002 inches.
- apertures 16 and 20 have diameters of approximately 0.23 inches centered on the 0.40 pitch.
- copper pads 24 are square etched to a size of 0.40 inch square for a 0.50 inch pitch, and 0.032 inch square for 0.40 inch pitch.
- a 0.010 inch spacing is provided between pads 24 for a 0.50 inch pitch and a 0.008 inch spacing appears between pads 24 for a 0.040 inch pitch.
- the axes 18 and 22 of apertures 16 and 20 are offset, as in a preferred embodiment of the invention, the axes are offset by about 0.004 inches.
- the present invention thus provides an interposer for use in connection with land grid array connections between land grid array components and printed wiring boards, and the like.
- a feature of the invention resides in the fact that the connection to the land grid array component 40 and a connection to the printed wiring board 42 are offset from each other thereby permitting inspection of the completed connector. More particularly, X-ray inspection through either the component or the printed wiring board may be accomplished to view the connections of the land grid array connectors. By offsetting the axes 18 and 22 of apertures 16 and 20 by a distance of about 0.004 inches, adequate surface area of the pads 24 to close the respective apertures 16 and 20 is provided and adequate offset is provided to permit X-ray inspection of the connection.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Manufacturing Of Electrical Connectors (AREA)
- Connection Or Junction Boxes (AREA)
Abstract
An interposer (10) obtained by forming a laminate comprising a first sheet of electrically insulating material (12) and a second sheet of conductive material (30). The first sheet has a first plurality of apertures (16) therethrough and the second sheet is laminated to the first sheet to close the first plurality of apertures (16). Material is removed from the second sheet around the first plurality of apertures (16) to form conductive pads (24), the pads (24) closing the first plurality of apertures (16). A third sheet of electrically insulating material (14) is attached to the second sheet (30). The third sheet has a second plurality of apertures (20) therethrough, the third sheet being positioned relative tto the second sheet such that the apertures (20) of the second plurality are closed by the conductive pads (24). In a preferred form, the third sheet (14) is positioned relative to the first sheet (12) so that the apertures (20) of the second plurality are not in registration with the apertures (16) of the first plurality.
Description
INTERPOSERS FOR LAND GRID ARRAYS
BACKGROUND OF THE INVENTION This invention relates to interposers for connecting land grid array components, and particularly to the interposer, a process for fabricating the interposer, and the land grid array assembly including the interposer.
Circuit boards ordinarily include circuit patterns or traces printed on various levels internal to the board and/or on one or both sides of the board. Components are ordinarily mounted on one side of the board and electrically connected to the circuit patterns. Prior to the introduction of surface mount and land grid array components, it was common to mount components to a circuit board and extend leads from the components through plated-through holes in the circuit board to mounting pads on the opposite side. The plated-through holes were electrically connected to the desired locations on the circuit pattern. The component leads were ordinarily arranged in a pattern along the edges of the component with the ends of the component leads soldered to the pads on the opposite side of the board to establish mechanical and electrical connection to the board and circuit pattern.
Surface mounted components were developed for mounting and connecting to one side of the board. In one form of surface mounted components, leads extended from along the edges of the component for attachment to pads on the circuit board. In another form of surface mounted components, compliant leads were attached to pads along the edges of the component and to pads on the circuit board. Land grid array components are a class of surface mounted components that employ a grid array of solder connections on a surface of a component. The solder connections of the grid array are not limited to the edges of the component, but instead are dispersed across the surface in spaced relation in an area array that is usually uniform. Land grid array components include ball grid array components, solder grid array components and column grid array components. The surface bearing the land grid array is positioned to confront
an identical grid array of circuit pads on a circuit board, and solder beads, balls or columns are heated to reflow to attach or detach the component from the circuit board.
One difficulty with land grid array attachment techniques is that inspection of the solder connections cannot always be accomplished. More particularly, while solder beads and connections at the edges of the array might be visually inspected, it has been difficult to inspect connections at the interior of the array.
BRIEF SUMMARY OF THE INVENTION A land grid array connection according to the invention electrically connects a circuit component to a substrate. An array of a plurality of first conductive lands are electrically connected to the component. A first flexible sheet of electrically insulating material has a plurality of first apertures arranged in an array corresponding to the array of the first conductive lands. Each of the first apertures receives one of the first conductive lands. An array of a plurality of second conductive lands are electrically connected to the substrate. A second flexible sheet of electrically insulating material has a plurality of second apertures arranged in an array corresponding to the array of the second conductive lands. Each of the second apertures receives one of the second conductive lands. A plurality of conductive pads are sandwiched between the first and second sheets. Each conductive pad is in electrical communication with a respective first land received in a respective first aperture and a respective second land received in a respective second apertures.
According to one embodiment of the land grid array, each of the first and second apertures is substantially circular and has a respective axis substantially perpendicular to the respective pad, the axes of the second apertures being out of registration with the respective axes of the first apertures.
A flexible interposer according to the present invention attaches a land grid array connection of a circuit component to a land grid array connection of a substrate. The interposer comprises a first flexible sheet of electrically insulating material having a plurality of first apertures arranged in an
array to receive the lands of the land grid array of the circuit component. A second flexible sheet of electrically insulating material has a plurality of second apertures arranged in an array to receive the lands of the land grid array of the substrate. A plurality of conductive pads are sandwiched between the first and second sheets, each conductive pad being in electrical communication with a respective one of the first apertures and a respective one of the second apertures. In one embodiment of the interposer, the first and second apertures are substantially circular and have respective axis substantially perpendicular to the respective pad; the axes of the second apertures being out of registration with the respective axes of the first apertures.
An interposer is formed according to the present invention by forming a laminate comprising a first sheet of electrically insulating material having a first plurality of apertures and a second sheet of electrically conductive material laminated to the first sheet. The first plurality of apertures are closed by the second sheet. Material of the second sheet is removed from at least around some of the first apertures to form conductive pads closing the first apertures. A third sheet of electrically insulating material is then attached to the second sheet, the third sheet having a second plurality of apertures. The third sheet is positioned relative to the second sheet such that the apertures of the second plurality are closed by the conductive pads.
According to one embodiment of the process, the third sheet is positioned relative to the first sheet so that the apertures of the second plurality are not in registration with the apertures of the first plurality.
According to another embodiment of the process, the laminate is formed by laminating the first sheet to the second sheet, and subsequently drilling the first plurality of apertures through the first sheet without drilling through the second sheet. The apertures of the first plurality are substantially circular and have axes perpendicular to a plane of the laminate.
According to another embodiment of the process the laminate is formed by forming the first plurality of apertures through the first sheet; the apertures of the first plurality being substantially circular, and subsequently
laminating the first sheet to the second sheet so that the apertures of the first plurality have axes perpendicular to a plane of the laminate.
According to another embodiment of the process the third sheet is attached to the second sheet by bonding a sheet of electrically insulating material to the second sheet with an adhesive, and laser drilling the second plurality of apertures in the third sheet so that material displaced by the drilling process fills voids in the second sheet left by removal of material of the second sheet to form the pads.
BRIEF DESCRIPTION OF THE DRAWINGS Figs. 1 A- IE illustrate the process for fabricating the interposer according to the present invention.
Fig. 2 is a section view illustrating a land grid array component attached to a printed wiring board employing an interposer in accordance with the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Figs. 1 A-1E illustrate a preferred form of the process for forming interposer 10 in accordance with the presently preferred embodiment of the present invention, Fig. IE being a section view of the completed interposer. As shown in Fig. IE, the completed interposer comprises a layer 12 of electrically insulating material, such as polyimide, and a layer 14 also electrically insulating material, such as polyimide. A plurality of first apertures 16 extend through layer 12. Apertures 16 are arranged in a pattern conforming to the land grid array of the land grid array component to which the interposer is to be used. Preferably, apertures 16 are circular and are centered on axes 18, perpendicular to the interposer. Likewise, bottom layer 14 includes a plurality of second apertures 20 extending therethrough, centered on axes 22, also perpendicular to the interposer. A plurality of conductive pads 24 are sandwiched between layers 12 and 14, and are separated by insulating material 26, such as polyimide. Each pad 24 closes the internal end of a respective aperture 16 and 20, such that a single pad 24 provides a conductive path between respective single apertures 16 and 20. One particularly useful feature of the invention resides in the fact that
axes 18 and 22 are not in registration, but instead are offset from each other. This feature permits inspection of the interposer and of the grid array component connection.
Interposer 10 is formed by laminating a layer 12 of polyimide to copper layer 30 (Fig. 1A). A plurality of apertures 16 are formed in layer 12. Apertures 16 may be formed before lamination of layer 12 to layer 30, or may be laser-drilled subsequent to lamination. Because laser-drilling removes adhesive, laser-drilling is preferred over pre-drilling to make certain that the interface between each aperture 16 and layer 30 is clean and free of debris. Laser-drilling is adjusted such that copper layer 30 is not significantly drilled.
Upon completion of the lamination and formation of apertures 16, the assemblage is as shown in Fig. IB with an array of apertures 16 conforming to the land grid array of the desired component, each aperture being circular in section and having an axis 18 perpendicular to the plane of copper layer 30. Next, and as shown in Fig. IC, copper layer 30 is patterned to form a plurality of copper pads 24. Preferably, copper layer is etched to remove copper material from between the pads, and at the edges. The result is such that each pad 24 closes a respective aperture 16. Preferably, each pad 24 is rectangular or square in geometry, with a smallest side dimension larger than the diameter of the respective aperture 16. As shown particularly in Fig. ID, a layer 14 of electrically insulative material, such as polyimide, is adhesively bonded to the exposed surfaces of pads 24. An array of apertures 20 are laser-drilled into and through layer 14 to expose a surface of each pad 24. As shown particularly in Fig. IE, the axis 22 of each aperture 20 is preferably out of registration from the respective axis 18 of the aperture confronting the opposite side of the respective pad 24. Laser-drilling of apertures 20 heats the polyimide and adhesive material of layer 14 so that some of the excess material flows into the space 26 in copper layer 30 that had been etched away to form the pads. Thus, the excess material flowed into spaces 26 provides additional structural integrity to the completed interposer.
Fig. 2 is a section view illustrating the use of interposer 10 to connect a ball grid array component 40 to a ball grid array connection scheme on a printed wiring board 42. More particularly, a first ball grid array comprising conductive spheres 44 are solder-attached to component 40 using a suitable solder 46. Spheres 44 are then solder-attached to aperture 16 of interposer 10 using solder 48. Next, solder spheres 50 are attached to interposer 10 at apertures 20 using a high temperature solder 52. Finally, the spheres 50 of the ball grid array attached to interposer 10 are soldered to pads on printed wiring board 24 using solder 54. By way of example, solder connections 46, 48, and 54 may be low temperature tin/lead (63 :37) solder, solder connection 52 may be a high temperature tin/silver (96.5:3.5) solder. Spheres 44 may be a high temperature tin/lead (10:90) solder and spheres 50 may be a high temperature tin-lead (10:90) solder or copper.
In a preferred embodiment of the present invention, each of the polyimide layers 12 and 14 has a thickness between about 0.001 and 0.002 inches, and the copper layer is a thin copper foil having a thickness between about 0.0005 and 0.002 inches. As a result, the entire laminated structure of the interposer 10 is highly flexible allowing it to conform to the land grid arrays to which it is to be attached. Thus, the interposer will adjust for any minor lack of planarity of the spheres of either land grid array connection. For a land grid array pattern having a 0.50 inch pitch, apertures 16 and 20 have diameters of approximately 0.028 inches, centered on the 0.50 inch pitch. For land grid array patterns having a 0.40 pitch, apertures 16 and 20 have diameters of approximately 0.23 inches centered on the 0.40 pitch. Preferably, copper pads 24 are square etched to a size of 0.40 inch square for a 0.50 inch pitch, and 0.032 inch square for 0.40 inch pitch. Thus, a 0.010 inch spacing is provided between pads 24 for a 0.50 inch pitch and a 0.008 inch spacing appears between pads 24 for a 0.040 inch pitch. Where the axes 18 and 22 of apertures 16 and 20 are offset, as in a preferred embodiment of the invention, the axes are offset by about 0.004 inches.
The present invention thus provides an interposer for use in connection with land grid array connections between land grid array components and printed wiring boards, and the like. A feature of the invention resides in the fact that the connection to the land grid array component 40 and a connection to the printed wiring board 42 are offset from each other thereby permitting inspection of the completed connector. More particularly, X-ray inspection through either the component or the printed wiring board may be accomplished to view the connections of the land grid array connectors. By offsetting the axes 18 and 22 of apertures 16 and 20 by a distance of about 0.004 inches, adequate surface area of the pads 24 to close the respective apertures 16 and 20 is provided and adequate offset is provided to permit X-ray inspection of the connection.
Although the present invention has been described with reference to preferred embodiments, workers skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention.
Claims
1. A process for forming an interposer, comprising: forming a laminate comprising a first sheet of electrically insulating material having a first plurality of apertures therethrough and a second sheet of electrically conductive material laminated to the first sheet, the first plurality of apertures being closed by the second sheet; removing material of the second sheet around at least some of the first plurality of apertures to form conductive pads closing the at least some of the first plurality of apertures; attaching a third sheet of electrically insulating material to the second sheet, the third sheet having a second plurality of apertures therethrough, the third sheet being positioned relative to the second sheet such that the apertures of the second plurality are closed by the conductive pads.
2. The process of claim 1 wherein the third sheet is positioned relative to the first sheet so that the apertures of the second plurality are not in registration with the apertures of the first plurality.
3. The process of claim 1 wherein the laminate is formed by laminating the first sheet to the second sheet, and subsequently drilling the first plurality of apertures through the first sheet without drilling through the second sheet, the apertures of the first plurality being substantially circular and having axes perpendicular to a plane of the laminate.
4. The process of claim 3 wherein the step of drilling is performed by laser drilling.
5. The process of claim 3 wherein the step of removing material from the second sheet is performed by etching.
6. The process of claim 3 wherein the step of attaching a third sheet to the second sheet comprises bonding a sheet of electrically insulating material to the second sheet with an adhesive, and laser drilling the second plurality of apertures in the third sheet so that material displaced by the drilling process fills voids in the second sheet left by removal of material of the second sheet to form the pads, the apertures of the second plurality being substantially circular and having axes perpendicular to the plane of the laminate.
7. The process of claim 6 wherein the step of drilling is performed by laser drilling.
8. The process of claim 6 wherein the step of removing material from the second sheet is performed by etching.
9. The process of claim 6 wherein the third sheet is positioned relative to the first sheet so that the axes of the second plurality of apertures are out of registration with the axes of the first plurality of apertures.
10. The process of claim 1 wherein the laminate is formed by forming the first plurality of apertures through the first sheet, the apertures of the first plurality being substantially circular, and subsequently laminating the first sheet to the second sheet so that the apertures of the first plurality have axes perpendicular to a plane of the laminate.
11. The process of claim 10 wherein the step of removing material from the second sheet is performed by etching.
12. The process of claim 10 wherein the third sheet is positioned relative to the first sheet so that the apertures of the second plurality are not in registration with the apertures of the first plurality.
13. The process of claim 10 wherein the step of attaching a third sheet to the second sheet comprises bonding a sheet of electrically insulating material to the second sheet with an adhesive, and laser drilling the second plurality of apertures in the third sheet so that material displaced by the drilling process fills voids in the second sheet left by removal of material of the second sheet to form the pads, the apertures of the second plurality being substantially circular and having axes perpendicular to the plane of the laminate.
14. The process of claim 13 wherein the third sheet is positioned relative to the first sheet so that the axes of the second plurality of apertures are out of registration with the axes of the first plurality of apertures.
15. The process of claim 13 wherein the step of removing material from the second sheet is performed by etching.
16. A flexible interposer for attaching a land grid array connection of a circuit component to a land grid array connection of a substrate, comprising: a first flexible sheet of electrically insulating material having a plurality of first apertures therethrough arranged in an array to receive the lands of the land grid array of the circuit component; a second flexible sheet of electrically insulating material having a plurality of second apertures therethrough arranged in an array to receive the lands of the land grid array of the substrate; and a plurality of conductive pads sandwiched between the first and second sheets, each conductive pad being in electrical communication with a respective one of the first apertures and a respective one of the second apertures.
17. The interposer of claim 16 wherein the first apertures are substantially circular and each has a respective axis substantially perpendicular to the respective pad and the second apertures are substantially circular and each has a respective axis substantially perpendicular to the respective pad, the axes of the second apertures being out of registration with the respective axes of the first apertures.
18. A land grid array connection for electrically connecting a circuit component to a substrate comprising: an array of a plurality of first conductive lands electrically connected to the component; a first flexible sheet of electrically insulating material having a plurality of first apertures therethrough arranged in an array corresponding to the array of the first conductive lands, each of the first apertures receiving one of the first conductive lands; an array of a plurality of second conductive lands electrically connected to the substrate; a second flexible sheet of electrically insulating material having a plurality of second apertures therethrough arranged in an array corresponding to the array of the second conductive lands, each of the second apertures receiving one of the second conductive lands; and a plurality of conductive pads sandwiched between the first and second sheets, each conductive pad being in electrical communication with a respective first land received in a respective first aperture and a respective second land received in a respective second apertures.
19. The land grid array connection of claim 18 wherein each of the first apertures is substantially circular and has a respective axis substantially perpendicular to the respective pad and each of the second apertures is substantially circular and has a respective axis substantially perpendicular to the respective pad, the axes of the second apertures being out of registration with the respective axes of the first apertures.
20. The land grid array connection of claim 19 wherein each of the first and second lands is spherical.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98934363A EP1019989A4 (en) | 1997-07-16 | 1998-07-09 | Interposers for land grid arrays |
JP2000503579A JP2001510935A (en) | 1997-07-16 | 1998-07-09 | Interposer for terminal area grid array |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/895,101 US5953816A (en) | 1997-07-16 | 1997-07-16 | Process of making interposers for land grip arrays |
US08/895,101 | 1997-07-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999004461A1 true WO1999004461A1 (en) | 1999-01-28 |
Family
ID=25403980
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1998/014248 WO1999004461A1 (en) | 1997-07-16 | 1998-07-09 | Interposers for land grid arrays |
Country Status (4)
Country | Link |
---|---|
US (1) | US5953816A (en) |
EP (1) | EP1019989A4 (en) |
JP (1) | JP2001510935A (en) |
WO (1) | WO1999004461A1 (en) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6335210B1 (en) | 1999-12-17 | 2002-01-01 | International Business Machines Corporation | Baseplate for chip burn-in and/of testing, and method thereof |
US6774315B1 (en) * | 2000-05-24 | 2004-08-10 | International Business Machines Corporation | Floating interposer |
US6414248B1 (en) * | 2000-10-04 | 2002-07-02 | Honeywell International Inc. | Compliant attachment interface |
US6816385B1 (en) * | 2000-11-16 | 2004-11-09 | International Business Machines Corporation | Compliant laminate connector |
US6884313B2 (en) * | 2001-01-08 | 2005-04-26 | Fujitsu Limited | Method and system for joining and an ultra-high density interconnect |
US6595784B2 (en) | 2001-05-15 | 2003-07-22 | International Business Machines Corporation | Interposer member having apertures for relieving stress and increasing contact compliancy |
US6545226B2 (en) * | 2001-05-31 | 2003-04-08 | International Business Machines Corporation | Printed wiring board interposer sub-assembly |
US6651319B2 (en) * | 2001-09-07 | 2003-11-25 | Visteon Global Technologies, Inc. | Compliant standoff for low pressure sensing device |
US6711810B2 (en) | 2001-09-19 | 2004-03-30 | International Business Machines Corporation | Method of assembling a land grid array module |
US6742247B2 (en) * | 2002-03-14 | 2004-06-01 | General Dynamics Advanced Information Systems, Inc. | Process for manufacturing laminated high layer count printed circuit boards |
TWI237120B (en) * | 2002-10-09 | 2005-08-01 | Advanced Semiconductor Eng | Impedance standard substrate and method for calibrating vector network analyzer |
US7250330B2 (en) * | 2002-10-29 | 2007-07-31 | International Business Machines Corporation | Method of making an electronic package |
US6839965B2 (en) * | 2003-02-06 | 2005-01-11 | R-Tec Corporation | Method of manufacturing a resistor connector |
US7122404B2 (en) * | 2003-03-11 | 2006-10-17 | Micron Technology, Inc. | Techniques for packaging a multiple device component |
JP2006294527A (en) * | 2005-04-14 | 2006-10-26 | Nec Corp | Connector and its manufacturing method |
US7292055B2 (en) * | 2005-04-21 | 2007-11-06 | Endicott Interconnect Technologies, Inc. | Interposer for use with test apparatus |
US7462939B2 (en) * | 2005-10-20 | 2008-12-09 | Honeywell International Inc. | Interposer for compliant interfacial coupling |
JP5207659B2 (en) * | 2007-05-22 | 2013-06-12 | キヤノン株式会社 | Semiconductor device |
US20130215586A1 (en) * | 2012-02-16 | 2013-08-22 | Ibiden Co., Ltd. | Wiring substrate |
US10049964B2 (en) * | 2012-03-23 | 2018-08-14 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units |
US9842798B2 (en) | 2012-03-23 | 2017-12-12 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming a PoP device with embedded vertical interconnect units |
US8810024B2 (en) | 2012-03-23 | 2014-08-19 | Stats Chippac Ltd. | Semiconductor method and device of forming a fan-out PoP device with PWB vertical interconnect units |
US9583426B2 (en) | 2014-11-05 | 2017-02-28 | Invensas Corporation | Multi-layer substrates suitable for interconnection between circuit modules |
US10283492B2 (en) * | 2015-06-23 | 2019-05-07 | Invensas Corporation | Laminated interposers and packages with embedded trace interconnects |
US9852994B2 (en) | 2015-12-14 | 2017-12-26 | Invensas Corporation | Embedded vialess bridges |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3835531A (en) * | 1971-06-10 | 1974-09-17 | Int Computers Ltd | Methods of forming circuit interconnections |
US4965700A (en) * | 1988-05-26 | 1990-10-23 | International Business Machines Corporation | Thin film package for mixed bonding of chips |
US5006673A (en) * | 1989-12-07 | 1991-04-09 | Motorola, Inc. | Fabrication of pad array carriers from a universal interconnect structure |
US5576519A (en) * | 1994-01-04 | 1996-11-19 | Dell U.S.A., L.P. | Anisotropic interconnect methodology for cost effective manufacture of high density printed wiring boards |
US5583378A (en) * | 1994-05-16 | 1996-12-10 | Amkor Electronics, Inc. | Ball grid array integrated circuit package with thermal conductor |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4604644A (en) * | 1985-01-28 | 1986-08-05 | International Business Machines Corporation | Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making |
WO1987000686A1 (en) * | 1985-07-16 | 1987-01-29 | Nippon Telegraph And Telephone Corporation | Connection terminals between substrates and method of producing the same |
JPH07112041B2 (en) * | 1986-12-03 | 1995-11-29 | シャープ株式会社 | Method for manufacturing semiconductor device |
JPH01155633A (en) * | 1987-12-14 | 1989-06-19 | Hitachi Ltd | Semiconductor device |
US5489804A (en) * | 1989-08-28 | 1996-02-06 | Lsi Logic Corporation | Flexible preformed planar structures for interposing between a chip and a substrate |
US5679977A (en) * | 1990-09-24 | 1997-10-21 | Tessera, Inc. | Semiconductor chip assemblies, methods of making same and components for same |
JP2940269B2 (en) * | 1990-12-26 | 1999-08-25 | 日本電気株式会社 | Connecting method of integrated circuit element |
US5282312A (en) * | 1991-12-31 | 1994-02-01 | Tessera, Inc. | Multi-layer circuit construction methods with customization features |
US5483421A (en) * | 1992-03-09 | 1996-01-09 | International Business Machines Corporation | IC chip attachment |
US5535101A (en) * | 1992-11-03 | 1996-07-09 | Motorola, Inc. | Leadless integrated circuit package |
US5414298A (en) * | 1993-03-26 | 1995-05-09 | Tessera, Inc. | Semiconductor chip assemblies and components with pressure contact |
US5591941A (en) * | 1993-10-28 | 1997-01-07 | International Business Machines Corporation | Solder ball interconnected assembly |
US5434452A (en) * | 1993-11-01 | 1995-07-18 | Motorola, Inc. | Z-axis compliant mechanical IC wiring substrate and method for making the same |
US5491303A (en) * | 1994-03-21 | 1996-02-13 | Motorola, Inc. | Surface mount interposer |
US5473510A (en) * | 1994-03-25 | 1995-12-05 | Convex Computer Corporation | Land grid array package/circuit board assemblies and methods for constructing the same |
US5477933A (en) * | 1994-10-24 | 1995-12-26 | At&T Corp. | Electronic device interconnection techniques |
US5765279A (en) * | 1995-05-22 | 1998-06-16 | Fujitsu Limited | Methods of manufacturing power supply distribution structures for multichip modules |
US5673846A (en) * | 1995-08-24 | 1997-10-07 | International Business Machines Corporation | Solder anchor decal and method |
JP3248149B2 (en) * | 1995-11-21 | 2002-01-21 | シャープ株式会社 | Resin-sealed semiconductor device and method of manufacturing the same |
-
1997
- 1997-07-16 US US08/895,101 patent/US5953816A/en not_active Expired - Fee Related
-
1998
- 1998-07-09 JP JP2000503579A patent/JP2001510935A/en not_active Withdrawn
- 1998-07-09 WO PCT/US1998/014248 patent/WO1999004461A1/en not_active Application Discontinuation
- 1998-07-09 EP EP98934363A patent/EP1019989A4/en not_active Withdrawn
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3835531A (en) * | 1971-06-10 | 1974-09-17 | Int Computers Ltd | Methods of forming circuit interconnections |
US4965700A (en) * | 1988-05-26 | 1990-10-23 | International Business Machines Corporation | Thin film package for mixed bonding of chips |
US5006673A (en) * | 1989-12-07 | 1991-04-09 | Motorola, Inc. | Fabrication of pad array carriers from a universal interconnect structure |
US5576519A (en) * | 1994-01-04 | 1996-11-19 | Dell U.S.A., L.P. | Anisotropic interconnect methodology for cost effective manufacture of high density printed wiring boards |
US5583378A (en) * | 1994-05-16 | 1996-12-10 | Amkor Electronics, Inc. | Ball grid array integrated circuit package with thermal conductor |
Non-Patent Citations (1)
Title |
---|
See also references of EP1019989A4 * |
Also Published As
Publication number | Publication date |
---|---|
EP1019989A4 (en) | 2001-07-25 |
JP2001510935A (en) | 2001-08-07 |
EP1019989A1 (en) | 2000-07-19 |
US5953816A (en) | 1999-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5953816A (en) | Process of making interposers for land grip arrays | |
EP0469308B1 (en) | Multilayered circuit board assembly and method of making same | |
JP5097827B2 (en) | Flex-rigid wiring board and electronic device | |
JPH04212494A (en) | Manufacture of rigid/flexible printed circuit structure and multilayer flexible circuit board manufactured by this method | |
JPS5826826B2 (en) | Ceramic packages for integrated circuits | |
EP2577724B1 (en) | Method of manufacturing printed circuit board | |
US5245135A (en) | Stackable high density interconnection mechanism (SHIM) | |
JP2002530900A (en) | Printed circuit assembly with locally enhanced wiring density | |
JP4246615B2 (en) | Flex-rigid printed wiring board and manufacturing method thereof | |
US7385144B2 (en) | Method and apparatus for electrically connecting printed circuit boards or other panels | |
JP7291292B2 (en) | Additive manufacturing technology (AMT) inverted pad interface | |
US20090178273A1 (en) | Method of making circuitized assembly including a plurality of circuitized substrates | |
JP3879347B2 (en) | Module board bonding method | |
US20090277670A1 (en) | High Density Printed Circuit Board Interconnect and Method of Assembly | |
JPS61148706A (en) | Flexible cable assembly | |
JP2002319750A (en) | Printed-wiring board, semiconductor device, and their manufacturing methods | |
JPH07193370A (en) | Flex rigid printed board and its manufacturing method | |
JPH04118984A (en) | Mounting structure for electronic component | |
WO2017116544A1 (en) | Modular printed circuit board assembly | |
JPH11112150A (en) | Multilayered substrate and its manufacture | |
JP3424685B2 (en) | Electronic circuit device and method of manufacturing the same | |
JP2001060638A (en) | Semiconductor device | |
EP0572232A2 (en) | A multilayer printed circuit board and method for manufacturing same | |
JP2001144399A (en) | Board connection member, electronic circuit board, electronic circuit device and manufacturing method of the electronic circuit device | |
US6391211B1 (en) | Method for making an electrical circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1998934363 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1998934363 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1998934363 Country of ref document: EP |