WO1998053554A3 - Receiver having a phase-locked loop - Google Patents

Receiver having a phase-locked loop Download PDF

Info

Publication number
WO1998053554A3
WO1998053554A3 PCT/IB1998/000632 IB9800632W WO9853554A3 WO 1998053554 A3 WO1998053554 A3 WO 1998053554A3 IB 9800632 W IB9800632 W IB 9800632W WO 9853554 A3 WO9853554 A3 WO 9853554A3
Authority
WO
WIPO (PCT)
Prior art keywords
phase
locked loop
frequency
osc
oscillator
Prior art date
Application number
PCT/IB1998/000632
Other languages
French (fr)
Other versions
WO1998053554A2 (en
Inventor
Johannes Hubertus A Brekelmans
Hans-Juergen Kuehn
Johannes Sophia Vromans
Original Assignee
Koninkl Philips Electronics Nv
Philips Svenska Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Philips Svenska Ab filed Critical Koninkl Philips Electronics Nv
Priority to DE69821863T priority Critical patent/DE69821863T2/en
Priority to EP98913988A priority patent/EP0914714B1/en
Priority to JP52943398A priority patent/JP4097709B2/en
Publication of WO1998053554A2 publication Critical patent/WO1998053554A2/en
Publication of WO1998053554A3 publication Critical patent/WO1998053554A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
    • H03J7/02—Automatic frequency control
    • H03J7/04—Automatic frequency control where the frequency control is accomplished by varying the electrical characteristics of a non-mechanically adjustable element or where the nature of the frequency controlling element is not significant
    • H03J7/06—Automatic frequency control where the frequency control is accomplished by varying the electrical characteristics of a non-mechanically adjustable element or where the nature of the frequency controlling element is not significant using counters or frequency dividers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/02—Automatic control of frequency or phase; Synchronisation using a frequency discriminator comprising a passive frequency-determining element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J2200/00—Indexing scheme relating to tuning resonant circuits and selecting resonant circuits
    • H03J2200/29—Self-calibration of a receiver
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Superheterodyne Receivers (AREA)

Abstract

In a receiver, a phase-locked loop (PLL) is provided for synchronizing its oscillator (OSC) with a carrier (CA). A calibration circuit (CAL) calibrates the phase-locked loop's oscillator (OSC) as follows. It measures (FMC) the frequency difference (dF) between a nominal frequency (Fnom) of the carrier (CA) and a frequency (Fosc) of the phase-locked loop's oscillator (OSC). Furthermore, it adjusts (FCA) the frequency (Fosc) of the phase-locked loop's oscillator (OSC) in accordance with the measured frequency difference (dF). As a result, the phase-locked loop's oscillator (OSC) will be substantially tuned to the nominal frequency (Fnom) of the carrier (CA). The actual frequency of the carrier (CA) may differ from the nominal frequency (Fnom). In general, such a difference will be sufficiently small for the phase-locked loop (PLL) to capture the carrier (CA).
PCT/IB1998/000632 1997-05-23 1998-04-27 Receiver having a phase-locked loop WO1998053554A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE69821863T DE69821863T2 (en) 1997-05-23 1998-04-27 RECEIVER WITH A PHASE LOCKED LOOP
EP98913988A EP0914714B1 (en) 1997-05-23 1998-04-27 Receiver having a phase-locked loop
JP52943398A JP4097709B2 (en) 1997-05-23 1998-04-27 Receiver with phase-locked loop

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP97201542 1997-05-23
EP97201542.4 1997-05-23

Publications (2)

Publication Number Publication Date
WO1998053554A2 WO1998053554A2 (en) 1998-11-26
WO1998053554A3 true WO1998053554A3 (en) 1999-03-25

Family

ID=8228344

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1998/000632 WO1998053554A2 (en) 1997-05-23 1998-04-27 Receiver having a phase-locked loop

Country Status (6)

Country Link
US (1) US6795695B1 (en)
EP (1) EP0914714B1 (en)
JP (1) JP4097709B2 (en)
CN (1) CN1148001C (en)
DE (1) DE69821863T2 (en)
WO (1) WO1998053554A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001339320A (en) * 2000-05-25 2001-12-07 Sony Corp Interference wave elimination circuit and digital television receiver
US7158587B2 (en) * 2001-09-18 2007-01-02 Agere Systems Inc. Multi-channel serdes receiver for chip-to-chip and backplane interconnects and method of operation thereof
US7327406B2 (en) * 2001-10-16 2008-02-05 Rfstream Corporation Methods and apparatus for implementing a receiver on a monolithic integrated circuit
WO2004015868A1 (en) * 2002-08-13 2004-02-19 Sun Microsystems, Inc. Calibration technique for locked loop circuit leakage current
US6998887B2 (en) 2002-08-16 2006-02-14 Sun Microsystems, Inc. Calibration technique for phase locked loop leakage current
US7720469B2 (en) * 2005-12-29 2010-05-18 Nokia Corporation Frequency calibration of wireless telecommunication device
KR101419892B1 (en) * 2007-12-07 2014-07-16 삼성전자주식회사 Receiver and communication system having the same
CN106897645A (en) * 2016-12-28 2017-06-27 深圳天珑无线科技有限公司 A kind of mobile device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0512624A1 (en) * 1991-05-10 1992-11-11 Koninklijke Philips Electronics N.V. Television receiver with automatic tuning control
EP0757433A1 (en) * 1995-07-31 1997-02-05 STMicroelectronics S.A. Apparatus and methods for setting up a tuning frequency of a PLL demodulator
US5692016A (en) * 1993-06-15 1997-11-25 Grundig E.M.V. Elektromechanische Versuchsanstalt Max Grundig Gmbh Co. Kg Process and arrangement for adjusting the local oscillators of a receiver in a multi-channel transmission system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5580928A (en) * 1978-12-15 1980-06-18 Sony Corp Channel selection device
FI91821C (en) * 1991-02-22 1994-08-10 Nokia Mobile Phones Ltd Automatic frequency control switching of the radio telephone
JPH0548483A (en) * 1991-08-12 1993-02-26 Fujitsu Ltd Frequency conversion circuit
US5408196A (en) * 1993-03-29 1995-04-18 U.S. Philips Corporation Tunable device
US5446416A (en) * 1993-10-20 1995-08-29 Industrial Technology Research Institute Time acquisition system with dual-loop for independent frequency phase lock
AUPM972594A0 (en) * 1994-11-28 1994-12-22 Curtin University Of Technology Steered frequency phase locked loop

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0512624A1 (en) * 1991-05-10 1992-11-11 Koninklijke Philips Electronics N.V. Television receiver with automatic tuning control
US5692016A (en) * 1993-06-15 1997-11-25 Grundig E.M.V. Elektromechanische Versuchsanstalt Max Grundig Gmbh Co. Kg Process and arrangement for adjusting the local oscillators of a receiver in a multi-channel transmission system
EP0757433A1 (en) * 1995-07-31 1997-02-05 STMicroelectronics S.A. Apparatus and methods for setting up a tuning frequency of a PLL demodulator

Also Published As

Publication number Publication date
EP0914714B1 (en) 2004-02-25
WO1998053554A2 (en) 1998-11-26
EP0914714A2 (en) 1999-05-12
US6795695B1 (en) 2004-09-21
JP2000515707A (en) 2000-11-21
JP4097709B2 (en) 2008-06-11
DE69821863D1 (en) 2004-04-01
CN1148001C (en) 2004-04-28
CN1234924A (en) 1999-11-10
DE69821863T2 (en) 2004-12-30

Similar Documents

Publication Publication Date Title
US4521918A (en) Battery saving frequency synthesizer arrangement
CA2130871A1 (en) Method and Apparatus for a Phase-Locked Loop Circuit with Holdover Mode
CA2309522A1 (en) Wide frequency-range delay-locked loop circuit
CA2424702A1 (en) Synchronized multi-output digital clock manager
WO2003044961A3 (en) A communication semiconductor integrated circuit device and a wireless communication system
EP1006662A3 (en) Semiconductor integrated circuit
EP1282227A3 (en) A tunable filter and method of tuning a filter
WO2003001692A3 (en) Low leakage local oscillator system
WO1995018508A1 (en) Circuit for the acquisition of a carrier signal by applying a substitute pilot to a synchronous demodulator
AU5500994A (en) Wide band low noise, fine step tuning, phase locked loop frequency synthesizer
AU632024B2 (en) Pll frequency synthesizer with circuit for changing loop filter time constant
NZ514595A (en) Wide tracking range, auto ranging, low jitter phase lock loop for swept and fixed frequency systems
TW377539B (en) Phase lock loop for display monitor
EP1217745A3 (en) Digital PLL with adjustable gain
GB9913096D0 (en) Phase-locked loop (PLL) for high-frequency (HF) signals
AU2002231624A1 (en) Radio transceiver having a phase-locked loop circuit
WO1998053554A3 (en) Receiver having a phase-locked loop
CA2112290A1 (en) A clock recovery circuit for serial digital video
GB9922573D0 (en) Phase locked loop frequency generating circuit and a receiver using the circuit
EP1104113A3 (en) Clock and data recovery circuit for optical receiver
WO2001093418A3 (en) Linear dead-band-free digital phase detection
EP0948134A3 (en) Radio receiver
AU6895691A (en) Circuit arrangement for detecting a tv signal
EP0328378A3 (en) Dual-tracking phase-locked loop
CA2358790A1 (en) Out-of-sync detector, receiver and optical receiver

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 98800973.0

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1998913988

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1998913988

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1998913988

Country of ref document: EP