WO1998042076A3 - Receiver tuning system - Google Patents

Receiver tuning system Download PDF

Info

Publication number
WO1998042076A3
WO1998042076A3 PCT/IB1998/000255 IB9800255W WO9842076A3 WO 1998042076 A3 WO1998042076 A3 WO 1998042076A3 IB 9800255 W IB9800255 W IB 9800255W WO 9842076 A3 WO9842076 A3 WO 9842076A3
Authority
WO
WIPO (PCT)
Prior art keywords
frequency
ssf
stepped
frequency signal
integer
Prior art date
Application number
PCT/IB1998/000255
Other languages
French (fr)
Other versions
WO1998042076A2 (en
Inventor
Wolfdietrich Geor Kasperkovitz
Cicero Silveira Vaucher
Original Assignee
Koninkl Philips Electronics Nv
Philips Norden Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Philips Norden Ab filed Critical Koninkl Philips Electronics Nv
Priority to PCT/IB1998/000255 priority Critical patent/WO1998042076A2/en
Priority to DE69820978T priority patent/DE69820978T2/en
Priority to JP10529285A priority patent/JP2000511031A/en
Priority to EP98903240A priority patent/EP0932935B1/en
Publication of WO1998042076A2 publication Critical patent/WO1998042076A2/en
Publication of WO1998042076A3 publication Critical patent/WO1998042076A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals

Abstract

In a receiver, a frequency-synthesis circuit (SYNTH) generates a stepped-frequency signal (Ssf) having a frequency which can be varied in steps. A synchronization circuit (LOOP) synchronizes a tuning oscillator (LO) with the stepped-frequency signal (Ssf). It provides an integer frequency-relationship between the stepped-frequency signal (Ssf) and the tuning oscillator (LO). That is, if the stepped-frequency signal (Ssf) has a frequency Fsf, the tuning oscillator (LO) will operate at a frequency Flo=N.Fsf, N being an integer or an integer fraction.
PCT/IB1998/000255 1997-03-18 1998-02-27 Receiver tuning system WO1998042076A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
PCT/IB1998/000255 WO1998042076A2 (en) 1997-03-18 1998-02-27 Receiver tuning system
DE69820978T DE69820978T2 (en) 1997-03-18 1998-02-27 VOTING SYSTEM FOR RECEIVERS
JP10529285A JP2000511031A (en) 1997-03-18 1998-02-27 Receiver tuning device
EP98903240A EP0932935B1 (en) 1997-03-18 1998-02-27 Receiver tuning system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP97200821.3 1997-03-18
PCT/IB1998/000255 WO1998042076A2 (en) 1997-03-18 1998-02-27 Receiver tuning system

Publications (2)

Publication Number Publication Date
WO1998042076A2 WO1998042076A2 (en) 1998-09-24
WO1998042076A3 true WO1998042076A3 (en) 1999-01-07

Family

ID=11004692

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1998/000255 WO1998042076A2 (en) 1997-03-18 1998-02-27 Receiver tuning system

Country Status (1)

Country Link
WO (1) WO1998042076A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19913110C1 (en) * 1999-03-23 2000-11-16 Siemens Ag Frequency synthesizer

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488123A (en) * 1980-12-29 1984-12-11 Takeda Riken Co., Ltd. Frequency synthesizer
US5146186A (en) * 1991-05-13 1992-09-08 Microsource, Inc. Programmable-step, high-resolution frequency synthesizer which substantially eliminates spurious frequencies without adversely affecting phase noise
US5150078A (en) * 1991-11-29 1992-09-22 Hughes Aircraft Company Low noise fine frequency step synthesizer
US5508659A (en) * 1993-12-28 1996-04-16 Thomson-Csf Single loop frequency synthesizer with direct digital synthesis
US5570066A (en) * 1994-08-30 1996-10-29 Motorola, Inc. Method of programming a frequency synthesizer

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488123A (en) * 1980-12-29 1984-12-11 Takeda Riken Co., Ltd. Frequency synthesizer
US5146186A (en) * 1991-05-13 1992-09-08 Microsource, Inc. Programmable-step, high-resolution frequency synthesizer which substantially eliminates spurious frequencies without adversely affecting phase noise
US5150078A (en) * 1991-11-29 1992-09-22 Hughes Aircraft Company Low noise fine frequency step synthesizer
US5508659A (en) * 1993-12-28 1996-04-16 Thomson-Csf Single loop frequency synthesizer with direct digital synthesis
US5570066A (en) * 1994-08-30 1996-10-29 Motorola, Inc. Method of programming a frequency synthesizer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN; & JP,A,03 148 916 (FUJITSU LTD.) 25 June 1991. *

Also Published As

Publication number Publication date
WO1998042076A2 (en) 1998-09-24

Similar Documents

Publication Publication Date Title
EP1005165A3 (en) Delay lock loop circuit
WO2002073806A3 (en) Pll cycle slip compensation
TW344906B (en) Timepiece including a receiving and/or transmitting antenna for radio broadcast signals
EP1453216A3 (en) Dual band radio receiver
EP0646854A3 (en) High frequency clock signal distribution circuit with reduced clock skew.
CA2166599A1 (en) Method of Transmitting Orthogonal Frequency Division Multiplexing Signal and Receiver Thereof
WO2002029974A3 (en) Synchornized mutli-output digital clock manager
IL156947A0 (en) Frequency searcher and frequency-locked data demodulator using a programmable rotator
EP0821489A3 (en) PLL circuit of display monitor
WO1999049575A3 (en) Sign-cross product automatic frequency control loop
WO2002067413A3 (en) Transmitter and receiver circuit for radio frequency
WO1999039447A3 (en) Global tuner
EP0946017A3 (en) Data transmission device
WO1999053666A8 (en) Coarse frequency synchronisation in multicarrier systems
AU2002360740A1 (en) Spread spectrum clocking tolerant receivers
CA2288121A1 (en) Resonator having a selection circuit for selecting a resonance mode
AUPM587094A0 (en) Microwave loop oscillators
EP0669721A3 (en) Oscillator, synthesizer tuner circuit and AM synchronous detect circuit employing the oscillator.
GB2357202B (en) Receiver circuit
GB9922573D0 (en) Phase locked loop frequency generating circuit and a receiver using the circuit
EP0948134A3 (en) Radio receiver
WO1998042076A3 (en) Receiver tuning system
AU5505596A (en) Interrogator for electronic identification system
ITMI921075A0 (en) CIRCUIT TO GENERATE RADIO FREQUENCY SIGNALS FOR ELECTRONIC SCANNING ANTENNAS AND IN PARTICULAR FOR TACAN SYSTEMS, WITH A PHASE SHIFT SUITABLE FOR THE SAME
AU7184796A (en) Phase-locked loop circuit for reproducing clock signals synchronized with transmitter in receiver

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 98800628.6

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1998903240

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1998903240

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1998903240

Country of ref document: EP