WO1998000799A3 - Modular cell placement system with dispersion-driven levelizing system - Google Patents
Modular cell placement system with dispersion-driven levelizing system Download PDFInfo
- Publication number
- WO1998000799A3 WO1998000799A3 PCT/US1997/011099 US9711099W WO9800799A3 WO 1998000799 A3 WO1998000799 A3 WO 1998000799A3 US 9711099 W US9711099 W US 9711099W WO 9800799 A3 WO9800799 A3 WO 9800799A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- regions
- dispersion
- nodes
- cell placement
- modular cell
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
Abstract
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/672,652 US5870312A (en) | 1996-06-28 | 1996-06-28 | Advanced modular cell placement system with dispersion-driven levelizing system |
US08/672,334 | 1996-06-28 | ||
US08/672,334 US5914888A (en) | 1996-06-28 | 1996-06-28 | Advanced modular cell placement system with coarse overflow remover |
US08/671,659 US6085032A (en) | 1996-06-28 | 1996-06-28 | Advanced modular cell placement system with sinusoidal optimization |
US08/671,659 | 1996-06-28 | ||
US08/672,652 | 1996-06-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1998000799A2 WO1998000799A2 (en) | 1998-01-08 |
WO1998000799A3 true WO1998000799A3 (en) | 1998-02-05 |
Family
ID=27418235
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1997/011099 WO1998000799A2 (en) | 1996-06-28 | 1997-06-26 | Modular cell placement system with dispersion-driven levelizing system |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO1998000799A2 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5191542A (en) * | 1989-06-23 | 1993-03-02 | Kabushiki Kaisha Toshiba | Automatic floorplan operation apparatus |
US5495419A (en) * | 1994-04-19 | 1996-02-27 | Lsi Logic Corporation | Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing |
-
1997
- 1997-06-26 WO PCT/US1997/011099 patent/WO1998000799A2/en active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5191542A (en) * | 1989-06-23 | 1993-03-02 | Kabushiki Kaisha Toshiba | Automatic floorplan operation apparatus |
US5495419A (en) * | 1994-04-19 | 1996-02-27 | Lsi Logic Corporation | Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing |
Non-Patent Citations (1)
Title |
---|
"TECHNIQUE TO ALLOCATE SPACE ON VLSI CHIPS FOR DESIGN CHANGES", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 34, no. 10A, 1 March 1992 (1992-03-01), pages 71 - 72, XP000302228 * |
Also Published As
Publication number | Publication date |
---|---|
WO1998000799A2 (en) | 1998-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kramer et al. | The complexity ofwirerouting and finding minimum area layouts for arbitrary VLSIcircuits | |
EP0191612A3 (en) | Semiconductor memory device having stacked-capacitor type memory cells and a manufacturing method for the same | |
EP0220392A3 (en) | A trench-incorporated monolithic semiconductor capacitor and high density dynamic memory cells including the capacitor | |
GB2095908B (en) | Series connected solar cells on a single substrate | |
SG44361A1 (en) | Diffused buried plate trench dram cell array | |
IT1237302B (en) | BASIC ELEMENT FOR THE CONNECTION NETWORK OF A FAST CELL SWITCHING NODE. | |
EP0132406A3 (en) | Power saving system for time-division multiple access radiocommunication network | |
CA2233465A1 (en) | Ceramic honeycomb structural body | |
NO168558C (en) | PORT STRUCTURE FORMED IN A SEMICONDUCTOR PLATE. | |
EP0100897A3 (en) | Method for contacting a pn junction region and resulting structure | |
DE69118420T2 (en) | Integrated semiconductor circuit arrangement with a main power connection and a backup power connection, which are independent of one another | |
FR2566584B1 (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE WITH SUBDIVISION OF A SEMICONDUCTOR FILM OF THE SAME DEVICE HAVING A PLURALITY OF PHOTOELECTRIC CONVERSION REGIONS | |
IE821969L (en) | Semiconductor | |
IT8121439V0 (en) | MOBILE HOME WITH A MOBILE BED AUTOMATICALLY UP AND DOWN. | |
WO1998000799A3 (en) | Modular cell placement system with dispersion-driven levelizing system | |
DE69321276T2 (en) | Semiconductor arrangement with a conductor grid | |
KR880700451A (en) | High performance trench capacitors for DRAM cells | |
EP0304048A3 (en) | A planar type heterostructure avalanche photodiode | |
SG45211A1 (en) | Double grid and double well substrate plate trench dram cell array | |
AU588487B2 (en) | Coolable masonary wall structure and cooling plates forming a part thereof | |
DE3479164D1 (en) | Systems for optimizing the performance of a plurality of energy conversion devices | |
WO1998000801A3 (en) | Modular cell placement system with functional sieve optimization technique | |
EP0224213A3 (en) | Semiconductor memory device | |
NO862219D0 (en) | ELECTRICAL CONNECTION CIRCUIT BETWEEN ELECTRICAL CELL ROWS. | |
USD247853S (en) | Multiplexed electrostatic copier having plural scan stations and common development |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CA CN JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): CA CN JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: JP Ref document number: 98504280 Format of ref document f/p: F |
|
NENP | Non-entry into the national phase |
Ref country code: CA |
|
122 | Ep: pct application non-entry in european phase |