WO1997029400A1 - Contact structure for multilayer wiring, active matrix substrate and method of manufacturing the same - Google Patents

Contact structure for multilayer wiring, active matrix substrate and method of manufacturing the same Download PDF

Info

Publication number
WO1997029400A1
WO1997029400A1 PCT/JP1997/000338 JP9700338W WO9729400A1 WO 1997029400 A1 WO1997029400 A1 WO 1997029400A1 JP 9700338 W JP9700338 W JP 9700338W WO 9729400 A1 WO9729400 A1 WO 9729400A1
Authority
WO
WIPO (PCT)
Prior art keywords
contact structure
manufacturing
same
active matrix
multilayer wiring
Prior art date
Application number
PCT/JP1997/000338
Other languages
French (fr)
Japanese (ja)
Inventor
Kazumasa Hasegawa
Original Assignee
Seiko Epson Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corporation filed Critical Seiko Epson Corporation
Priority to JP52351697A priority Critical patent/JP3646311B2/en
Publication of WO1997029400A1 publication Critical patent/WO1997029400A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon
    • H01L29/458Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line

Abstract

A contact structure for multilayer interconnection between a first wiring comprising aluminum or its alloy and a second wiring comprising a transparent conductive film, characterized in that a barrier layer is formed between the first and second wiring, and the barrier layer comprises materials higher in free energy of oxide formation than silicon; or their compound; or a compound composed chiefly of the materials or the compound.
PCT/JP1997/000338 1996-02-09 1997-02-07 Contact structure for multilayer wiring, active matrix substrate and method of manufacturing the same WO1997029400A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP52351697A JP3646311B2 (en) 1996-02-09 1997-02-07 Multilayer wiring contact structure, active matrix substrate, and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP8/24517 1996-02-09
JP2451796 1996-02-09

Publications (1)

Publication Number Publication Date
WO1997029400A1 true WO1997029400A1 (en) 1997-08-14

Family

ID=12140374

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1997/000338 WO1997029400A1 (en) 1996-02-09 1997-02-07 Contact structure for multilayer wiring, active matrix substrate and method of manufacturing the same

Country Status (2)

Country Link
JP (1) JP3646311B2 (en)
WO (1) WO1997029400A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001230321A (en) * 1999-12-31 2001-08-24 Samsung Electronics Co Ltd Contact structure of wiring, method of forming the same, and thin-film transistor substrate containing the same and method of manufacturing it
JP2001281694A (en) * 2000-03-29 2001-10-10 Semiconductor Energy Lab Co Ltd Semiconductor device and method of manufacture for the same
JP2008306043A (en) * 2007-06-08 2008-12-18 Ulvac Japan Ltd Formation method for wiring film, transistor, and electronic apparatus
JP2015061952A (en) * 2010-06-30 2015-04-02 エイチ.シー.スターク インク. Molybdenum containing targets
US9334565B2 (en) 2012-05-09 2016-05-10 H.C. Starck Inc. Multi-block sputtering target with interface portions and associated methods and articles
US9837253B2 (en) 2010-06-30 2017-12-05 H.C. Starck Inc. Molybdenum containing targets for touch screen device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02132833A (en) * 1988-11-11 1990-05-22 Matsushita Electric Ind Co Ltd Thin film wiring
JPH04256324A (en) * 1991-02-08 1992-09-11 Toshiba Corp Manufacture of thin-film semiconductor element
JPH05235360A (en) * 1992-02-21 1993-09-10 Seiko Epson Corp Liquid crystal display device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02132833A (en) * 1988-11-11 1990-05-22 Matsushita Electric Ind Co Ltd Thin film wiring
JPH04256324A (en) * 1991-02-08 1992-09-11 Toshiba Corp Manufacture of thin-film semiconductor element
JPH05235360A (en) * 1992-02-21 1993-09-10 Seiko Epson Corp Liquid crystal display device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001230321A (en) * 1999-12-31 2001-08-24 Samsung Electronics Co Ltd Contact structure of wiring, method of forming the same, and thin-film transistor substrate containing the same and method of manufacturing it
JP2001281694A (en) * 2000-03-29 2001-10-10 Semiconductor Energy Lab Co Ltd Semiconductor device and method of manufacture for the same
JP4522529B2 (en) * 2000-03-29 2010-08-11 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
JP2008306043A (en) * 2007-06-08 2008-12-18 Ulvac Japan Ltd Formation method for wiring film, transistor, and electronic apparatus
JP2015061952A (en) * 2010-06-30 2015-04-02 エイチ.シー.スターク インク. Molybdenum containing targets
JP2016194159A (en) * 2010-06-30 2016-11-17 エイチ.シー.スターク インク. Target containing molybdenum
US9837253B2 (en) 2010-06-30 2017-12-05 H.C. Starck Inc. Molybdenum containing targets for touch screen device
US9945023B2 (en) 2010-06-30 2018-04-17 H.C. Starck, Inc. Touch screen device comprising Mo-based film layer and methods thereof
US9334565B2 (en) 2012-05-09 2016-05-10 H.C. Starck Inc. Multi-block sputtering target with interface portions and associated methods and articles
US10643827B2 (en) 2012-05-09 2020-05-05 H.C. Starck Inc. Multi-block sputtering target with interface portions and associated methods and articles

Also Published As

Publication number Publication date
JP3646311B2 (en) 2005-05-11

Similar Documents

Publication Publication Date Title
EP0269211A3 (en) Semiconductor device having a metallic layer
EP0395072A3 (en) Bonding pad used in semiconductor device
KR970063769A (en) Photovoltaic Devices with Opaque Substrates of Specific Irregular Surface Structure
EP1115160A4 (en) Photovoltaic device
CA2058513A1 (en) Soi-type thin film transistor and manufacturing method therefor
TW337030B (en) Multi-stage buried wiring structure and the manufacturing method for Ics
EP0276087A3 (en) Improved multilayer interconnection for integrated circuit structure having two or more conductive metal layers and method of making same
WO1999004971A3 (en) Encapsulant material for solar cell module and laminated glass applications
TW376549B (en) Semiconductor device and manufacture thereof
EP0911884A3 (en) Photoelectric converter and method of manufacturing the same
EP0241729A3 (en) Unframed via interconnection with dielectyric etch stop
EP2276035A3 (en) Multi-layer memory chip with interlayer connections
EP2287937A3 (en) Charge generators in heterolamellar multilayer thin films
EP0341017A3 (en) Deposited-silicon film solar cell
EP0926709A3 (en) Method of manufacturing an SOI structure
KR960008558B1 (en) Low resistance contact structure and manufacturing method of high integrated semiconductor device
CA2182041A1 (en) Infrared Detector and Fabrication Method Thereof
EP0315422A3 (en) Semiconductor memory device having an ohmic contact between an aluminum-silicon alloy metallization film and a silicon substrate
EP0400566A3 (en) Adhesive tapes and semiconductor devices
WO2000022652A3 (en) Superconducting structure including mixed rare earth barium-copper compositions
EP0989615A3 (en) Semiconductor device with capacitor and manufacturing method thereof
EP0387098A3 (en) Process for making a multilevel interconnection structure
CA2084394A1 (en) Superconducting Multilayer Interconnection Formed of Oxide Superconductor Material and Method for Manufacturing the Same
EP0716452A3 (en) Static random access type semiconductor memory device
EP0813248A3 (en) Dielectrically isolated IC merged with surge protection circuit and method for manufacturing the same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR US