WO1997005743A1 - Affichage sur ecran a structure de liste liee - Google Patents

Affichage sur ecran a structure de liste liee Download PDF

Info

Publication number
WO1997005743A1
WO1997005743A1 PCT/US1996/012164 US9612164W WO9705743A1 WO 1997005743 A1 WO1997005743 A1 WO 1997005743A1 US 9612164 W US9612164 W US 9612164W WO 9705743 A1 WO9705743 A1 WO 9705743A1
Authority
WO
WIPO (PCT)
Prior art keywords
osd
block
blocks
memory
background image
Prior art date
Application number
PCT/US1996/012164
Other languages
English (en)
Inventor
Jeffrey Allen Cooper
John William Chaney
Original Assignee
Thomson Consumer Electronics, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Consumer Electronics, Inc. filed Critical Thomson Consumer Electronics, Inc.
Priority to JP9507705A priority Critical patent/JPH11510269A/ja
Priority to BR9610169A priority patent/BR9610169A/pt
Priority to AU65961/96A priority patent/AU6596196A/en
Priority to EP96925453A priority patent/EP0842582A1/fr
Publication of WO1997005743A1 publication Critical patent/WO1997005743A1/fr
Priority to MXPA/A/1998/000930A priority patent/MXPA98000930A/xx

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/44504—Circuit details of the additional information generator, e.g. details of the character or graphics signal generator, overlay mixing circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/12—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
    • G09G2340/125—Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video

Definitions

  • the present invention relates to an onscreen display architecture, for use in television receivers, which stores display representative data in a linked list.
  • OSDs onscreen displays
  • an OSD displays the current channel when a user changes the channel; or displays a bar graphically illustrating the current volume of the television set when the user adjusts the volume.
  • an OSD is used to assist the user in entering schedule information for unattended recording. It has been proposed to provide animated OSDs to further enhance the user interface.
  • OSD display systems use a known bitmapped architecture in which the OSD image is considered to be an array of picture elements (pixels) arranged as N rows, each row containing M pixels arranged in columns. Each pixel in the OSD array can assume one of a predetermined number of colors. Data representing the image in the OSD pixel array is stored in a memory, termed an OSD memory in the remainder of this application, which is arranged in a corresponding array of N rows, each row containing M pixelrepresentative words. In a blackandwhite display, the pixelrepresentative words are 1 bit wide representing either black or white. In monochrome displays, each pixel representative word contains a plurality of bits representing the gray scale level of that pixel.
  • Color pixels are represented by three sets of color level bits, one set for each of the primary colors: red, green, and blue.
  • each pixel representative word can represent one of a predetermined number of colors selected from a palette.
  • Most current OSDs use the palette technique.
  • the image data defining the contents of the OSDs to be displayed for the next field, and the new palette and other control data are stored (in the format described above) in the OSD memory during the vertical blanking interval (VBI).
  • VBI vertical blanking interval
  • line and pixel counters maintain the location in the raster currently being scanned, and if an OSD is specified for that area, the OSD image data from the OSD memory is overlaid on the received video signal.
  • the OSD data could replace the received video signal, or could be combined with the video signal in some manner, as is well known.
  • the OSD memory must produce data with a relatively high bandwidth. This requirement has been met by the use of a specially designed video read/write memory (VRAM) which can serially shift a wide data output word in a single memory access time. This, in turn, requires that the data for the OSDs be located contiguously in the memory to minimize addressing and access time.
  • VRAM video read/write memory
  • Animation is produced by displaying a time sequence of OSDs for a single location on the screen in which the image of each OSD is slightly different from the preceding one. For example, an animation of a door opening may start with an OSD of a door in a closed position, followed by an OSD with the door onequarter open, then with the door half open, then threequarters open, and finally completely open. If the OSD images in the animation are relatively simple then data representing each one may be updated during the vertical blanking interval. However, if the OSD is complex, there will be no time for such updating.
  • an onscreen display (OSD) system includes a source of a background image representative signal.
  • An OSD memory stores a sequence of blocks, each block containing data representing an OSD. Each block also includes a pointer to a next block in the sequence.
  • An OSD generator retrieves the blocks from the OSD memory in order, and generates an OSD image representative signal from the OSD representative data.
  • a signal combiner combines the background image representative signal and the OSD image representative signal.
  • FIGURE 1 is a block diagram of a portion of a television signal receiver including an onscreen display system according to the present invention.
  • FIGURE 2 is a memory layout diagram of information in the OSD memory of the onscreen display system illustrated in FIGURE 1.
  • FIGURE 1 is a block diagram of a portion of a television signal receiver including an onscreen display system according to the present invention.
  • FIGURE 1 illustrates only those elements of such a television receiver which are necessary to understand the invention.
  • One skilled in the art will understand what other elements are required, and how to design, implement and interconnect such elements with the illustrated elements.
  • an image signal source 10 produces an image representative signal.
  • An image signal output terminal of the image signal source 10 is coupled to a first input terminal of a signal combiner 20.
  • An output terminal of the signal combiner 20 is coupled to an input terminal of a display device 30.
  • An onscreen display (OSD) generator 40 has a bidirectional terminal coupled to an OSD memory 50, and an output terminal coupled to a second input terminal of the signal combiner 20.
  • a status output terminal of the image signal source 10 is coupled to a corresponding input terminal of the OSD generator 40.
  • a control processor 60 includes a first bidirectional control terminal coupled to the image signal source 10, and a second bidirectional control terminal coupled to the OSD generator 40.
  • the image signal source 10 may be a television receiver front end of known design for reception of an offair, cable or satellite transmitted signal, or may be the playback mechanism of a video cassette recorder or videodisc, also of known design.
  • the control processor 60 controls the image signal source 10, for example, to tune a channel or select a prerecorded program on a videodisc or video cassette recorder.
  • the image signal source 10 produces a signal representing the image the viewer desires to watch.
  • the image representative signal may be a standard (e.g. NTSC) video signal, or any other image representative signal, such as the RGB drive signals for a kinescope in the television display device 30. This signal is passed to the display device 30 through the signal combiner 20.
  • the display device 30 produces a visible image for the viewer, and may be a television receiver or monitor, including a picture tube, of known design.
  • the display device 30 displays the image represented by that image representative signal for the viewer in the entire screen represented by the rounded rectangle in FIGURE 1 .
  • the control processor 60 also stores in the OSD memory 50 a plurality 52 of blocks, to be described in more detail later, each of which defines an onscreen display image in the bitmapped/palette format described above.
  • the control processor 60 writes these blocks 52 into arbitrary locations in the OSD memory 50 using the OSD generator 40 as a write control circuit, in a known manner.
  • the control processor 60 may write the blocks into the OSD memory 50 directly, as indicated in phantom in FIGURE 1.
  • the control processor 60 also provides the OSD generator 40 with the location in the OSD memory 50 of the first one of these blocks 52 to be displayed.
  • the OSD generator 40 reads the block 52 at this location to determine the row and pixel where the OSD image represented by this block will be located on the image displayed by the display device 30.
  • the image signal source 10 provides to the OSD generator 40, via signals at its status output terminal, the line and pixel currently being scanned.
  • the OSD generator 40 monitors the line and pixel currently being scanned. When the scan reaches the location to be filled by the OSD represented by the first block, the OSD generator 40 retrieves the data from the block 52 representing that OSD, and generates an image representative signal representing that OSD from the bitmapped/palette data, in a known manner. This OSD image representative data from the OSD generator 40 is then supplied to the signal combiner 20 to be combined with the received or reproduced image from the image signal source 10.
  • the signal combiner 20 operates in a known manner to combine the OSD image representative signal with the received or reproduced image representative signal to produce an image on the display device 30 including the received or reproduced image as the background image, with the OSDs 32 positioned within that background image.
  • the signal combiner 20 may replace the background image with the OSD image, i.e. the signal combiner operates as a simple switch.
  • the signal combiner 20 may mix the OSD image and the background image in a predetermined proportion.
  • one color of the palette of colors defining the OSD image may represent 'transparent', and when that color is produced by the OSD generator 40, the background image is allowed to show through the OSD image, otherwise the OSD image overlays the background image.
  • the OSD representative information in the block 52 in the OSD memory 50 may control the operation of the signal combiner 20.
  • the OSD generator 40 may condition the signal combiner 20 to vary the proportion of the background image representative signal to the OSD image representative signal in response to data stored in the block 52 in the OSD memory 50 defining that OSD.
  • the proportion may be varied from 0% (i.e. the OSD image opaquely overlays the background image), to 20% (i.e. the background image is barely visible through the OSD image, to 80% (i.e. the OSD image is barely visible through the background image), to 100% (i.e. the OSD image is invisible).
  • the OSD generator 40 may also condition the signal combiner 20 to selectively enable or disable the 'transparent' color operation in response to data stored in the block 52 in the OSD memory 50 for that OSD. Further, it is possible to include data with each entry in the palette in each block 52 which defines whether the color defined by this palette entry is to be mixed with, or to overlay, the background image signal.
  • FIGURE 2 is a memory layout diagram of information in the OSD memory 50 of the onscreen display system illustrated in FIGURE 1.
  • the OSD memory 50 is illustrated as a rectangle and the layout of the blocks 52 of OSD data within the OSD memory 50 is illustrated by other rectangles within the OSD memory 50.
  • the corresponding display 30, displaying a background image and three OSD images 32, is also illustrated in FIGURE 2.
  • a pointer to the location of the first OSD block in the OSD memory 50 is contained in a data store 42.
  • Data store 42 may also be a location within the OSD memory 50, or a hardware register separate from the OSD memory 50.
  • Block 1 corresponds to OSD 1
  • block 2, 52(2) corresponds to OSD 2
  • block 3A, 52(3A) corresponds to OSD 3
  • block 4, 52(4) corresponds to an OSD not illustrated on the display 30 for the sake of simplicity in the figure.
  • Each block 52 includes a header, followed by the bitmapped/palette data describing the OSD image represented by this block.
  • FIGURE 2 only blocks 1 and 2, 52(1) and 52(2), respectively, are shown in detail, but all blocks 52 have similar structure.
  • the header contains data, denoted LOC in FIGURE 2, representing the line and pixel of the location of the OSD image on the display 30.
  • the header also contains a pointer, denoted PTR in FIGURE 2, to the location in the OSD memory 50 of the block containing data defining the next OSD to be displayed on display 30.
  • the header also contains other data, represented by an ellipsis, related to the OSD represented by this block, e.g. a mixing proportion.
  • the bitmapped/palette data representing the OSD image, denoted IMAGE DATA in FIGURE 2 is arranged in a known manner in the remainder of the block 52.
  • control processor 60 (of FIGURE 1) generates and stores the blocks 52 in the OSD memory 50, then, during the VBI, sets the start pointer 42 and all the pointers, PTR, in the blocks 52 to form a sequence of blocks 52, representing a sequence of OSDs 32.
  • the OSD generator 40 retrieves the previously stored data in the sequence of blocks 52 from the OSD memory 50 and generates an OSD image representative signal which is combined with the background image signal from the image signal source 10 in the signal combiner 20 to form a signal representing the image on the display 30 with the OSDs 32.
  • each block contains the location on the display 30 of the OSD 32 represented by that block. This is indicated in FIGURE 2 by straight arrows from the display location pointer LOC in block 1, 52(1), to the location on the display 30 of OSD 1, from the LOC pointer in block 2 to OSD 2, and from the LOC pointer in block 3A to OSD 3.
  • the processor 60 stores the location of block 1 in the start pointer 42, the location of block 2 in the pointer PTR of block 1, the location of block 3 A in the pointer PTR of block 2, and the location of block 4 in the pointer PTR of block 3A (all represented in FIGURE 2 by curved arrows from the location in the OSD memory 50 containing the pointer to the location pointed to by that pointer), and an outofrange value (i.e. a row and/or pixel value which is not within the display area of the display 30) in the pointer of block 4.
  • This process is a relatively fast one involving only a few memory accesses, even for a display 30 containing a large number of complex OSDs 32.
  • the OSD generator 40 retrieves block 1, 52(1), pointed to by the start pointer 42, and reads the header. From the header, the OSD generator 40 extracts the pointer LOC to the row and pixel location of OSD 1 on the display 30, and the palette for OSD 1 stored in the image data portion of block 1 52( 1). Then the OSD controller 40 begins to monitor the row and pixel currently being scanned, as supplied by the image signal source 10. When the row and pixel of OSD 1 is reached, the OSD generator 40 supplies the OSD 1 image data from block 1 , 52( 1), to the signal combiner 20, where it is combined with the background image representative signal, all in a known manner.
  • the pointer PTR from block 1, pointing to block 2, 52(2) is extracted from the header information.
  • the image data for OSD 2 is then retrieved from the OSD memory 50, and processed in the same manner described above for block 1 ,
  • OSD 3 represented by block 3A, 52(3A), and the OSD (not shown) represented by block 4, 52(4), are then displayed, in that order.
  • OSD 4 represented by block 4, 52(4)
  • the pointer from the header of block 4, 52(4) is extracted. Because it is an outofrange value, this indicates to the OSD generator 40 that there are no more OSDs to be displayed in this field, and the OSD generator 40 stops processing blocks 52.
  • OSD 3 may be an animated OSD, which in the illustrated embodiment has two images which are alternated rapidly to create the animation effect. It is also possible to have more than two images (i.e. 3A, 3B, 3C, 3D, etc.), which are displayed in order, in the animation.
  • the control processor 60 can write blocks 52 into the OSD memory 50 defining all of the different images of OSD 3 to be displayed in the animation in advance. During the field described above, the first image (defined by block 3A, 52(3A)) of the OSD 3 animation was displayed.
  • the control processor 60 writes the location of block 1 , 52(1), into the start pointer 42; the location of block 2, 52(2), into the pointer PTR of block 1, 52(1 ); the location of block 3B, 52(3B), (instead of block 3 A, 52(3A)) into the pointer PTR of block 2, 52(2) (as illustrated in phantom in FIGURE 2); and the location of block 4, 52(4), into the pointer PTR of block 3B, 52(3B) (also as illustrated in phantom in FIGURE 2).
  • the second image of the OSD 3 animation is displayed.
  • the OSD 3 image represented by block 3A, 52(3A) is again displayed in OSD 3 by changing the pointer PTR in block 2, 52(2) to point to the location of block 3A, 52(3A) again during the VBI. If more than two images were part of the animation, each would be displayed in its turn by placing the location of its block 52(3*) into the pointer
  • OSD 3 may be an OSD displaying information which changes relatively rapidly.
  • a new value is determined by the control processor 60, which generates a new OSD image representing this new value and stores the image representative data in block 3B.
  • this newly generated OSD 3 image is linked into the sequence of blocks defining the OSDs, as illustrated in phantom in FIGURE 2, by placing its location in the OSD memory 50 into the pointer PTR of block 2, 52(2).
  • the block 52(3A) containing the image displaying the previous value of the information may then be released and used for other purposes.
  • the control processor 60 may generate a complete series of image representative blocks 52 in advance, such as for animation, or a new image representative block representing a new value of information at any time in the scan.
  • the next image in the animation, or the newly generated OSD image is simply linked into the sequence of OSDs by changing only the pointers in the OSD image blocks 52.
  • the time spent in updating the start pointer 42 and the pointers PTRs in the blocks 52 is minimal, and a relatively large number of OSDs of arbitrary size, and which change relatively rapidly, may be maintained in an OSD display system according to the present invention.
  • the illustrated embodiment included a single start pointer 42.
  • OSD blocks 52 may be used for odd and even fields for the same OSD 32.
  • two start pointer data stores (corresponding to data store 42) may be maintained, one for odd fields, and one for even fields, and each pointing to the start of respectively different sequences of OSD image data blocks 52 stored in the OSD memory 50 by the control processor 60.
  • odd fields the sequence pointed to by the odd field start pointer is processed, and during even fields, the sequence pointed to by the even field start pointer is processed.
  • two different sequences (an odd field sequence, and an even field sequence) of data blocks 52 may be maintained in the OSD memory 50 by the control processor 60, as above, and the contents of the single start pointer data store 42 changed by the control processor 60 so that the image representative signals represented by the odd field sequence are produced during odd fields, and those represented by the even field sequence of OSD blocks 52 are produced during even fields.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

La présente invention concerne un système d'affichage sur écran (OSD) incluant une source (10) de signal représentatif d'une image de fond. Une mémoire OSD (50) stocke une séquence de blocs, chaque bloc contenant des données représentant un OSD. Chaque bloc inclut également un pointeur désignant un bloc suivant dans la séquence. Un générateur OSD (40), qui extrait dans l'ordre les blocs de la mémoire OSD, génère à partir des données représentatives de l'OSD un signal représentatif de l'image OSD. Un mélangeur de signaux (20) mélange le signal représentatif de l'image de fond et le signal représentatif de l'image OSD.
PCT/US1996/012164 1995-08-02 1996-07-24 Affichage sur ecran a structure de liste liee WO1997005743A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP9507705A JPH11510269A (ja) 1995-08-02 1996-07-24 連結リスト構造のオンスクリーン表示システム
BR9610169A BR9610169A (pt) 1995-08-02 1996-07-24 Exibição na tela de estrutura de lista ligada
AU65961/96A AU6596196A (en) 1995-08-02 1996-07-24 Linked list structure onscreen display
EP96925453A EP0842582A1 (fr) 1995-08-02 1996-07-24 Affichage sur ecran a structure de liste liee
MXPA/A/1998/000930A MXPA98000930A (en) 1995-08-02 1998-02-02 Exhibition on display structure of list link

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US179895P 1995-08-02 1995-08-02
US60/001,798 1995-08-02
US68389696A 1996-07-19 1996-07-19
US08/683,896 1996-07-19

Publications (1)

Publication Number Publication Date
WO1997005743A1 true WO1997005743A1 (fr) 1997-02-13

Family

ID=26669485

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/012164 WO1997005743A1 (fr) 1995-08-02 1996-07-24 Affichage sur ecran a structure de liste liee

Country Status (7)

Country Link
EP (1) EP0842582A1 (fr)
JP (1) JPH11510269A (fr)
KR (1) KR19990036087A (fr)
CN (1) CN1197570A (fr)
AU (1) AU6596196A (fr)
BR (1) BR9610169A (fr)
WO (1) WO1997005743A1 (fr)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999027710A1 (fr) * 1997-11-25 1999-06-03 Thomson Licensing S.A. Interoperabilite de dispositifs via des menus sur ecran en mode point
WO1999040720A1 (fr) * 1998-02-04 1999-08-12 Thomson Consumer Electronics, Inc. Interface numerique en bande de base pour lecteur de dvd
GB2336748A (en) * 1998-04-23 1999-10-27 Lg Electronics Inc On Screen Display memory structure in a digital video display unit and method therefor
JP2000066651A (ja) * 1998-07-03 2000-03-03 Thomson Multimedia Sa ビデオシステムの文字の表示を制御するための装置
EP1650741A2 (fr) 2004-10-19 2006-04-26 Sony Corporation Appareil de contrôle d'affichage d'image, et son programme et sa méthode
US7068920B1 (en) 1998-02-04 2006-06-27 Thomson Licensing Digital baseband interface for a DVD player
EP1711008A2 (fr) * 1998-02-18 2006-10-11 Seiko Epson Corporation Dispositif et méthode de traitement d'image
KR100767776B1 (ko) * 2000-05-12 2007-10-17 톰슨 라이센싱 Ｏｓｄ 헤더들을 연쇄적으로 연결함으로써 다수의 비디오 래스터 크기들에 걸쳐 단일의 ｏｓｄ 픽스맵을 사용하기 위한 방법 및 시스템
KR100769245B1 (ko) * 2000-05-12 2007-10-23 톰슨 라이센싱 다수의 헤더들을 사용하여 다수의 비디오 래스터 크기들사이에서 단일의 ｏｓｄ 픽스맵을 사용하기 위한 방법 및시스템
US7362381B1 (en) 1998-11-20 2008-04-22 Thomson Licensing Device interoperability utilizing bit-mapped on-screen display menus

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7221378B2 (en) * 2004-03-17 2007-05-22 Seiko Epson Corporation Memory efficient method and apparatus for displaying large overlaid camera images
TWI302291B (en) * 2004-03-25 2008-10-21 Mstar Semiconductor Inc Management method and display method of on screen display thereof and related display controlling apparatus
KR100775554B1 (ko) * 2006-03-10 2007-11-15 주식회사 케이티프리텔 콘텐츠 기반의 다이나믹 바탕화면 서비스 제공 방법 및시스템
CN108694209B (zh) * 2017-04-11 2021-11-19 华为技术有限公司 基于对象的分布式索引方法和客户端

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4203107A (en) * 1978-11-08 1980-05-13 Zentec Corporation Microcomputer terminal system having a list mode operation for the video refresh circuit
GB2104760A (en) * 1981-08-20 1983-03-09 Bally Mfg Corp A line buffer system for displaying multiple images in a video game
EP0222920A1 (fr) * 1985-05-08 1987-05-27 Kabushikikaisha Ai Esu Esu Procede et appareil d'affichage simultane de plusieurs caracteres et donnees graphiques sur un ensemble a ecran multiple place du cote d'un terminal d'un systeme de communications
US5296918A (en) * 1991-06-24 1994-03-22 Samsung Electronics Co., Ltd. Message output apparatus for multi-pictures

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4203107A (en) * 1978-11-08 1980-05-13 Zentec Corporation Microcomputer terminal system having a list mode operation for the video refresh circuit
GB2104760A (en) * 1981-08-20 1983-03-09 Bally Mfg Corp A line buffer system for displaying multiple images in a video game
EP0222920A1 (fr) * 1985-05-08 1987-05-27 Kabushikikaisha Ai Esu Esu Procede et appareil d'affichage simultane de plusieurs caracteres et donnees graphiques sur un ensemble a ecran multiple place du cote d'un terminal d'un systeme de communications
US5296918A (en) * 1991-06-24 1994-03-22 Samsung Electronics Co., Ltd. Message output apparatus for multi-pictures

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999027710A1 (fr) * 1997-11-25 1999-06-03 Thomson Licensing S.A. Interoperabilite de dispositifs via des menus sur ecran en mode point
WO1999040720A1 (fr) * 1998-02-04 1999-08-12 Thomson Consumer Electronics, Inc. Interface numerique en bande de base pour lecteur de dvd
US7068920B1 (en) 1998-02-04 2006-06-27 Thomson Licensing Digital baseband interface for a DVD player
EP1711008A2 (fr) * 1998-02-18 2006-10-11 Seiko Epson Corporation Dispositif et méthode de traitement d'image
GB2336748A (en) * 1998-04-23 1999-10-27 Lg Electronics Inc On Screen Display memory structure in a digital video display unit and method therefor
GB2336748B (en) * 1998-04-23 2000-03-08 Lg Electronics Inc On screen display memory structure in a digital video display unit and method therefor
US6462746B1 (en) 1998-04-23 2002-10-08 Le Electronics Inc. On screen display memory structure in a digital video display unit and method therefor
DE19918046B4 (de) * 1998-04-23 2007-02-15 Lg Electronics Inc. Speicherstruktur für Bild-in-Bild-Anzeige bei einer digitalen Videoanzeigeeinheit sowie Verfahren hierfür
JP2000066651A (ja) * 1998-07-03 2000-03-03 Thomson Multimedia Sa ビデオシステムの文字の表示を制御するための装置
US7362381B1 (en) 1998-11-20 2008-04-22 Thomson Licensing Device interoperability utilizing bit-mapped on-screen display menus
KR100769245B1 (ko) * 2000-05-12 2007-10-23 톰슨 라이센싱 다수의 헤더들을 사용하여 다수의 비디오 래스터 크기들사이에서 단일의 ｏｓｄ 픽스맵을 사용하기 위한 방법 및시스템
KR100767776B1 (ko) * 2000-05-12 2007-10-17 톰슨 라이센싱 Ｏｓｄ 헤더들을 연쇄적으로 연결함으로써 다수의 비디오 래스터 크기들에 걸쳐 단일의 ｏｓｄ 픽스맵을 사용하기 위한 방법 및 시스템
EP1650741A2 (fr) 2004-10-19 2006-04-26 Sony Corporation Appareil de contrôle d'affichage d'image, et son programme et sa méthode
EP1650741A3 (fr) * 2004-10-19 2007-01-03 Sony Corporation Appareil de contrôle d'affichage d'image, et son programme et sa méthode
US8122373B2 (en) 2004-10-19 2012-02-21 Sony Corporation Image display control apparatus and program and method therefor

Also Published As

Publication number Publication date
EP0842582A1 (fr) 1998-05-20
KR19990036087A (ko) 1999-05-25
BR9610169A (pt) 1998-08-11
JPH11510269A (ja) 1999-09-07
AU6596196A (en) 1997-02-26
MX9800930A (es) 1998-05-31
CN1197570A (zh) 1998-10-28

Similar Documents

Publication Publication Date Title
US5293540A (en) Method and apparatus for merging independently generated internal video with external video
US5119082A (en) Color television window expansion and overscan correction for high-resolution raster graphics displays
US5047857A (en) Television system with zoom capability for at least one inset picture
US7030934B2 (en) Video system for combining multiple video signals on a single display
EP0550911A1 (fr) Ecran programmable pour affichage d'images hors de l'image
JPS6153908B1 (fr)
EP0842582A1 (fr) Affichage sur ecran a structure de liste liee
US5838336A (en) Method and system for displaying images on a display device
EP0484981A2 (fr) Dispositif de traitement de données d'image
KR920004118B1 (ko) 문자다중방송 수신장치
JP3203650B2 (ja) テレビジョン信号受信機
CN1094014C (zh) 在宽宽高比屏幕上控制字幕显示的装置
US5610630A (en) Graphic display control system
JPS61193580A (ja) ２画面テレビジヨン受像機
EP0501462B1 (fr) Dispositif d'affichage
MXPA98000930A (en) Exhibition on display structure of list link
JP2591262B2 (ja) 映像処理装置
EP0763934A2 (fr) Système d'affichage sur écran
JPH0683394B2 (ja) 複画面表示制御回路及びそれを備えた映像機器
US20050190297A1 (en) Video signal processor and video display device
KR940010238B1 (ko) Tv의 다중 온 스크린 디스플레이장치
KR100662422B1 (ko) 데이터 방송 스케일링 장치 및 이를 이용한 스케일링 방법
JPH0259795A (ja) マルチ映像システム
KR100207453B1 (ko) Osd문자에 테두리를 씌우는 온스크린 디스플레이장치
JPH0514827A (ja) 表示用マイクロコンピユータ

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 96197121.5

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1996925453

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 1997 507705

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: PA/a/1998/000930

Country of ref document: MX

Ref document number: 1019980700753

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1996925453

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: CA

WWW Wipo information: withdrawn in national office

Ref document number: 1996925453

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019980700753

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 1019980700753

Country of ref document: KR