WO1992022092A1 - Ccd electrode structure for image sensors - Google Patents
Ccd electrode structure for image sensors Download PDFInfo
- Publication number
- WO1992022092A1 WO1992022092A1 PCT/US1992/004445 US9204445W WO9222092A1 WO 1992022092 A1 WO1992022092 A1 WO 1992022092A1 US 9204445 W US9204445 W US 9204445W WO 9222092 A1 WO9222092 A1 WO 9222092A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- image sensor
- layer
- opaque
- ccd
- conducting material
- Prior art date
Links
- 239000004020 conductor Substances 0.000 claims abstract description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 14
- 229920005591 polysilicon Polymers 0.000 claims description 13
- 239000000463 material Substances 0.000 claims description 7
- 206010010144 Completed suicide Diseases 0.000 claims description 3
- 239000003870 refractory metal Substances 0.000 claims description 3
- 230000006872 improvement Effects 0.000 claims description 2
- 229910052751 metal Inorganic materials 0.000 claims description 2
- 239000002184 metal Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 20
- 230000004888 barrier function Effects 0.000 description 8
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 238000009416 shuttering Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000003760 hair shine Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005381 potential energy Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02162—Coatings for devices characterised by at least one potential jump barrier or surface barrier for filtering or shielding light, e.g. multicolour filters for photodetectors
- H01L31/02164—Coatings for devices characterised by at least one potential jump barrier or surface barrier for filtering or shielding light, e.g. multicolour filters for photodetectors for shielding light, e.g. light blocking layers, cold shields for infrared detectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
Definitions
- This invention relates to image sensors using CCDs. BACKGROUND OF THE INVENTION
- CCDs charge coupled devices
- frame transfer image sensors each pixel is composed of a set of two or more adjacent polysilicon electrodes.
- Polysilicon is a partially transparent material.
- an aluminum light shield patterned with openings corresponding to selected electrodes may be provided. Light shines through the opening passing through the polysilicon electrode into the image sensor.
- Frame transfer type devices require a means of shuttering in order to reduce extraneous signals during the read out time to an acceptable level. Such extraneous signals are commonly referred to as "image smear”.
- image smear In order to avoid the need for mechanical shuttering and to reduce image smear interline transfer type CCD image sensors have been developed.
- photogenerated charge is collected at photodiode sites (or pixels) on pn junctions or under the gates of photocapacitprs, for a period of time and then transferred into adjacent charge coupled registers to be detected by an output circuit.
- photocharge collection sites it is necessary to transfer the collected photocharge, first to a vertical CCD shift register and then to a horizontal CCD shift register, finally, reaching a charge sensitive detector or amplifier.
- a light shielding material is provided over the vertical and horizontal shift registers in order to prevent- the still incident light from producing smear signals during the time for read out of the device. In this way, the need for a mechanical shutter is eliminated and the photocharge collection sites may continue to collect charges to be read out subsequently.
- a given row of pixels 10 is addressed by application of a voltage to electrodes 20 and 30, composed respectively of first and second levels polycrystalline silicon (poly-1 and poly-2) and, which are both connected to the same vertical clock, ⁇ - ⁇ .
- electrodes 20 and 30 composed respectively of first and second levels polycrystalline silicon (poly-1 and poly-2) and, which are both connected to the same vertical clock, ⁇ - ⁇ .
- photocharge is transferred to a buried channel 40 of the vertical shift register.
- Electrical isolation between photodiodes and the vertical shift register is provided by a channel stop region 15, also indicated in
- this vertical shift register is composed of buried channel 40, overlapping electrodes 20 and 30 which are connected to vertical clock ⁇ , and overlapping poly-1 and poly-2 electrodes 50 and 60 which are connected to vertical clock ⁇ 2.
- Electrodes are separated from the substrate semiconductor 70 by an insulating layer 80.
- the regions 65 beneath electrodes 30 and 60 are ion implanted to provide a potential energy difference between regions 25 and 26, controlled by the ⁇ - ⁇ clock, and between regions 55 and 56, controlled by the ⁇ 2 clock.
- an additional layer of light shielding material must be provided to prevent extraneous photoinduced charges from interfering with the image charges during the charge read-out via the CCD shift registers.
- an insulating layer is provided over the polysilicon electrodes and an opaque layer such as aluminum is deposited onto the insulating layer. This opaque layer is patterned with openings corresponding to the photodiodes but covers the polysilicon electrodes in the vertical CCD shift register. This added light shielding layer adds topographic variation to the device and provides additional opportunity for short circuits to the polysilicon gate electrodes, for example, through pinholes in the insulating layers beneath the aluminum layer.
- This object is achieved in an image sensor with CCD shift registers having sets of electrodes, the improvement comprising at least one electrode of each set being formed from a layer of opaque conducting material.
- FIG. 1 is a plan view of a typical prior art imaging device
- FIG. 2 is a fragmentary, partially schematic vertical section view through a semiconductor device, taken along the lines A-A of FIG. 1 further illustrating the prior art construction;
- FIGS. 3a-3c are plan views illustrating various stages in the construction of an embodiment of the present invention.
- FIGS. 4a-4c are fragmentary, partially schematic cross-sectional views taken along the lines 4A-4A, 4B-4B, and 4C-4C of FIG. 3c, respectfully.
- MODES OF CARRYING OUT THE INVENTION This invention is disclosed with specific reference to an interline image sensor using a "true two-phase structure" wherein each clocked phase of the CCD is composed of a single electrode.
- the term "true two-phase" CCD refers to a CCD wherein regions exist in the silicon beneath each gate electrode to serve as barrier regions and storage regions.
- each gate electrode is composed of a single conducting layer or composite layer.
- Implanted barrier and storage regions suitable for such devices may be constructed by known methods, such as disclosed by Losee et al., U.S. Patent No. 4,613,402 or Rhodes, U.S. Patent No. 4,742,016.
- the second level electrode is composed of an opaque continuous layer which thus provides a lightshielding function in addition to a clocking function.
- This invention is particularly suitable for use in true two-phase devices since there does not need to be an etched separation between the second (upper) level electrodes at each CCD stage as required by prior art devices such as disclosed by Oda, U.S. Patent No. 4,521,797, and illustrated schematically in the cross- sectional drawing FIG. 2, or by Kobayashi et al., U.S. Patent No. 4,829,368.
- the second level of polysilicon has separate regions connected to separate vertical CCD clock voltages. Without an etched separation of these regions short circuits would exist between the vertical CCD clocks.
- the second level electrode may be continuous, or at least connected in a topological sense, and may be formed out bf any of a variety of opaque conducting materials. Apertures are etched in this layer to provide photo-collection sites such as photodiodes.
- a semiconductor substrate 100 is provided with channel stop regions 110 and buried channel regions 120 as shown in plan view in FIG. 3a.
- an insulating oxide 125 is grown over the semiconductor surface and a single layer or level of polysilicon 130 is deposited and patterned.
- Barrier regions are provided in regions 140 by methods such as described by Losee et al in U.S. Patent No. 4,613,402.
- the barrier regions 140 are provided under edges of electrodes 130.
- a barrier region 160 is also provided by ion implantation of an appropriate dopant adjacent to an opposite edge of layer 130.
- an insulating layer of oxide is then grown over the polysilicon conductor 130 and barrier region 160.
- An opaque layer of conductor is deposited and patterned to form electrode 170.
- the electrode 170 in FIG. 3c we see the electrode 170 as a continuous sheet of opaque conductive material with aperture holes 175.
- Patterning of the apertures 175 in layer 170 is carried out using standard photolithographic and etching processes as are well known to those skilled in the art. Ion implantation of appropriate dopants through aperture holes 175 then allows the formation of photodiodes 180. With suitable choice of dopant implantation energy, the layer 170 will serve to block implantation into areas other than openings 175, thus providing a self-alignment of the photodiode 180 with an edge of the opaque electrode 170. Region 191, the space bounded by photodiode on one side, buried channel
- gate oxide 125 and electrode 170 form a surface channel MOS transistor transfer gate for allowing photocharge in photodiode 180 to be collected and subsequently transferred to buried channel 120 for read out.
- Electrodes 130 connected to a first phase clock and electrode 170, connected to a second phase clock, together with buried channel 120 and barrier regions 140 and 160, form the vertical CCD shift register.
- Electrode 170 In operation, light incident on the device is absorbed in photodiode regions 180 and photocharge so generated collects in region 180. Light is shielded from other areas of the device by opaque electrode 170, and, in particular, is prevented from reaching the buried channel 120 of the CCD shift register. It is evident that a number of suitable materials exist for formation of electrode 170.
- Such materials are: aluminum, aluminum alloys, refractory metals such as molybdenum, tungsten, or metal suicides such as MoSix, WSix, etc. or composite layers of the above materials in combination with polysilicon.
- the channel potentials under electrodes 130 are controlled by clock ⁇ and are shielded from electrode 170 and clock ⁇ 2 by virtue of the conductivity of electrode 130. Operation of the device is as follows. Light incident on the photosites 180 is absorbed and generates electron-hole pairs. The photogenerated electrons are collected by the electric fields surrounding sites 180. At the end of a period of time, a positive voltage is applied to electrode 170. The photocharge from region 180 is transferred to the storage region under said electrode, region 121 of FIG. 4b in this case. Electrodes 130 and 170 are then clocked to sequentially transfer photocharges from all such photosites 180 to charge detection circuitry. It is, of course, understood that the above description is that of an n-channel device. An analogous description of a p-channel device could be made wherein voltages are of reversed polarity and photo-generated holes are collected and transferred.
Abstract
An image sensor including CCD, a charge coupled device (CCD) or shift register. Each CCD structure is formed of a set of electrodes wherein at least one electrode of each set is formed of a continuous layer of opaque conducting material.
Description
CCD ELECTRODE STRUCTURE FOR IMAGE SENSORS
Field of the Invention
This invention relates to image sensors using CCDs. BACKGROUND OF THE INVENTION
There are several types of image sensors using charge coupled devices (CCDs) : linear, frame transfer and interline image sensors. In frame transfer image sensors, each pixel is composed of a set of two or more adjacent polysilicon electrodes.
Polysilicon is a partially transparent material. In such devices, an aluminum light shield patterned with openings corresponding to selected electrodes may be provided. Light shines through the opening passing through the polysilicon electrode into the image sensor.
Frame transfer type devices require a means of shuttering in order to reduce extraneous signals during the read out time to an acceptable level. Such extraneous signals are commonly referred to as "image smear". In order to avoid the need for mechanical shuttering and to reduce image smear interline transfer type CCD image sensors have been developed.
In interline transfer imaging devices, photogenerated charge is collected at photodiode sites (or pixels) on pn junctions or under the gates of photocapacitprs, for a period of time and then transferred into adjacent charge coupled registers to be detected by an output circuit. In an area array of such photocharge collection sites it is necessary to transfer the collected photocharge, first to a vertical CCD shift register and then to a horizontal CCD shift register, finally, reaching a charge sensitive detector or amplifier.
Typically, a light shielding material is provided over the vertical and horizontal shift registers in order to prevent- the still incident light from producing smear signals during the time for read out of the device. In this way, the need for a mechanical shutter is eliminated and the photocharge collection sites may continue to collect charges to be read out subsequently.
In prior art, such as disclosed in Oda, U.S. Patent No. 4,772,565, for example, and indicated schematically in FIGS. 1 and 2, a given row of pixels 10 is addressed by application of a voltage to electrodes 20 and 30, composed respectively of first and second levels polycrystalline silicon (poly-1 and poly-2) and, which are both connected to the same vertical clock, Φ-^. Upon application of a voltage, photocharge is transferred to a buried channel 40 of the vertical shift register. Electrical isolation between photodiodes and the vertical shift register is provided by a channel stop region 15, also indicated in
FIG. 1. As shown in FIG. 2, this vertical shift register is composed of buried channel 40, overlapping electrodes 20 and 30 which are connected to vertical clock Φ^, and overlapping poly-1 and poly-2 electrodes 50 and 60 which are connected to vertical clock Φ2.
These electrodes are separated from the substrate semiconductor 70 by an insulating layer 80. The regions 65 beneath electrodes 30 and 60 are ion implanted to provide a potential energy difference between regions 25 and 26, controlled by the Φ-^ clock, and between regions 55 and 56, controlled by the Φ2 clock.
Because the polysilicon electrodes are transparent to light, an additional layer of light shielding material must be provided to prevent
extraneous photoinduced charges from interfering with the image charges during the charge read-out via the CCD shift registers. To provide such a light shield, an insulating layer is provided over the polysilicon electrodes and an opaque layer such as aluminum is deposited onto the insulating layer. This opaque layer is patterned with openings corresponding to the photodiodes but covers the polysilicon electrodes in the vertical CCD shift register. This added light shielding layer adds topographic variation to the device and provides additional opportunity for short circuits to the polysilicon gate electrodes, for example, through pinholes in the insulating layers beneath the aluminum layer. SUMMARY OF THE INVENTION
It is an object of this invention to eliminate the need for a separate light shield.
This object is achieved in an image sensor with CCD shift registers having sets of electrodes, the improvement comprising at least one electrode of each set being formed from a layer of opaque conducting material.
Advantages of this invention are that the function of one clock phase and the lightshield are combined, thus simplifying the manufacture of the device and providing a degree of "self-alignment" of the light shield to the photodiode structures. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a plan view of a typical prior art imaging device;
FIG. 2 is a fragmentary, partially schematic vertical section view through a semiconductor device, taken along the lines A-A of FIG. 1 further illustrating the prior art construction;
FIGS. 3a-3c are plan views illustrating various stages in the construction of an embodiment of the present invention; and
FIGS. 4a-4c are fragmentary, partially schematic cross-sectional views taken along the lines 4A-4A, 4B-4B, and 4C-4C of FIG. 3c, respectfully. MODES OF CARRYING OUT THE INVENTION This invention is disclosed with specific reference to an interline image sensor using a "true two-phase structure" wherein each clocked phase of the CCD is composed of a single electrode. In this disclosure, the term "true two-phase" CCD refers to a CCD wherein regions exist in the silicon beneath each gate electrode to serve as barrier regions and storage regions. Furthermore, each gate electrode is composed of a single conducting layer or composite layer. Implanted barrier and storage regions suitable for such devices may be constructed by known methods, such as disclosed by Losee et al., U.S. Patent No. 4,613,402 or Rhodes, U.S. Patent No. 4,742,016. In the present invention, the second level electrode is composed of an opaque continuous layer which thus provides a lightshielding function in addition to a clocking function. This invention is particularly suitable for use in true two-phase devices since there does not need to be an etched separation between the second (upper) level electrodes at each CCD stage as required by prior art devices such as disclosed by Oda, U.S. Patent No. 4,521,797, and illustrated schematically in the cross- sectional drawing FIG. 2, or by Kobayashi et al., U.S. Patent No. 4,829,368. In these prior art devices, the second level of polysilicon has separate regions connected to separate vertical CCD clock voltages. Without an etched separation of these regions short circuits would exist between the vertical CCD clocks.
-A-
Thus, in this invention, the second level electrode may be continuous, or at least connected in a topological sense, and may be formed out bf any of a variety of opaque conducting materials. Apertures are etched in this layer to provide photo-collection sites such as photodiodes.
With reference to FIGS. 3a-c and 4a-c, a semiconductor substrate 100 is provided with channel stop regions 110 and buried channel regions 120 as shown in plan view in FIG. 3a. As shown in FIG. 3b and FIG. 4b, an insulating oxide 125 is grown over the semiconductor surface and a single layer or level of polysilicon 130 is deposited and patterned. Barrier regions are provided in regions 140 by methods such as described by Losee et al in U.S. Patent No. 4,613,402. The barrier regions 140 are provided under edges of electrodes 130. A barrier region 160 is also provided by ion implantation of an appropriate dopant adjacent to an opposite edge of layer 130. Turning now to FIG. 3c and FIG. 4c, an insulating layer of oxide is then grown over the polysilicon conductor 130 and barrier region 160. An opaque layer of conductor is deposited and patterned to form electrode 170. In FIG. 3c we see the electrode 170 as a continuous sheet of opaque conductive material with aperture holes 175.
Patterning of the apertures 175 in layer 170 is carried out using standard photolithographic and etching processes as are well known to those skilled in the art. Ion implantation of appropriate dopants through aperture holes 175 then allows the formation of photodiodes 180. With suitable choice of dopant implantation energy, the layer 170 will serve to block implantation into areas other than openings 175, thus providing a self-alignment of the photodiode 180 with
an edge of the opaque electrode 170. Region 191, the space bounded by photodiode on one side, buried channel
120 on the opposite side and channel stop 110 on the other sides, covered by gate oxide 125 and electrode 170, form a surface channel MOS transistor transfer gate for allowing photocharge in photodiode 180 to be collected and subsequently transferred to buried channel 120 for read out. Self alignment of photodiode
180 with the edge of electrode 170 facilitates the manufacturability of the device by reducing the likelihood of extraneous potential wells or barriers between the photodiode 180 and the transfer gate region
191.
Electrodes 130, connected to a first phase clock and electrode 170, connected to a second phase clock, together with buried channel 120 and barrier regions 140 and 160, form the vertical CCD shift register.
In operation, light incident on the device is absorbed in photodiode regions 180 and photocharge so generated collects in region 180. Light is shielded from other areas of the device by opaque electrode 170, and, in particular, is prevented from reaching the buried channel 120 of the CCD shift register. It is evident that a number of suitable materials exist for formation of electrode 170.
Examples of such materials are: aluminum, aluminum alloys, refractory metals such as molybdenum, tungsten, or metal suicides such as MoSix, WSix, etc. or composite layers of the above materials in combination with polysilicon.
In operation, the channel potentials under electrodes 130 are controlled by clock Φ^ and are shielded from electrode 170 and clock Φ2 by virtue of the conductivity of electrode 130.
Operation of the device is as follows. Light incident on the photosites 180 is absorbed and generates electron-hole pairs. The photogenerated electrons are collected by the electric fields surrounding sites 180. At the end of a period of time, a positive voltage is applied to electrode 170. The photocharge from region 180 is transferred to the storage region under said electrode, region 121 of FIG. 4b in this case. Electrodes 130 and 170 are then clocked to sequentially transfer photocharges from all such photosites 180 to charge detection circuitry. It is, of course, understood that the above description is that of an n-channel device. An analogous description of a p-channel device could be made wherein voltages are of reversed polarity and photo-generated holes are collected and transferred.
The invention has been described in detail with particular reference to a certain preferred interline image sensor, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention. For example, those skilled in the art will appreciate how the present inventions can also be employed in linear image sensors.
-T-
Claims
1. In an image sensor with CCD shift registers having sets of electrodes, the improvement comprising at least one electrode of each set being formed from a layer of opaque conducting material, said opaque conducting material forming a continuous layer over a CCD shift register.
2. The image sensor of claim 1, wherein the connected layer of opaque material is patterned with apertures to admit light to a photocollection site.
3. The image sensor of claim 1 wherein the opaque conducting material is formed as a layer of doped polysilicon which is overlaid with a refractory metal suicide.
4. The image sensor of claim 1 wherein the opaque conducting material is formed as a layer of metal.
5. An interline transfer type area image sensor having an array of columns and rows of separate pixels and wherein charge collected in a pixel is transferred into a CCD, such CCD comprising a series of sets of electrodes, separate voltage clocks connected to alternate electrodes and at least one of each set being formed of a continuous opaque conducting material.
6. The image sensor of claim 5 wherein each CCD is a two-phase device and the opaque electrode overlies an adjacent electrode.
7. , The image sensor of claim 6, wherein the connected layer of opaque material is patterned with apertures to admit light to a photocollection site.
8. The image sensor of claim 7 wherein the opaque conducting material is formed as a layer of doped polysilicon which is overlaid with a refractory metal suicide.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US71182691A | 1991-06-07 | 1991-06-07 | |
US711,826 | 1991-06-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1992022092A1 true WO1992022092A1 (en) | 1992-12-10 |
Family
ID=24859682
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1992/004445 WO1992022092A1 (en) | 1991-06-07 | 1992-06-04 | Ccd electrode structure for image sensors |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO1992022092A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2069758A (en) * | 1980-02-19 | 1981-08-26 | Philips Nv | Charge-coupled image sensor device |
EP0083240A2 (en) * | 1981-12-25 | 1983-07-06 | Kabushiki Kaisha Toshiba | Solid state image sensor with high resolution |
JPS63120463A (en) * | 1986-11-10 | 1988-05-24 | Matsushita Electric Ind Co Ltd | Solid-state image sensing device |
WO1990009680A1 (en) * | 1989-02-10 | 1990-08-23 | Eastman Kodak Company | Interline transfer ccd image sensing device with electrode structure for each pixel |
EP0410465A2 (en) * | 1989-07-28 | 1991-01-30 | Nec Corporation | Solid state image pickup device having photo-shield plate in contact with photo-electric converting region via Schottky barrier |
-
1992
- 1992-06-04 WO PCT/US1992/004445 patent/WO1992022092A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2069758A (en) * | 1980-02-19 | 1981-08-26 | Philips Nv | Charge-coupled image sensor device |
EP0083240A2 (en) * | 1981-12-25 | 1983-07-06 | Kabushiki Kaisha Toshiba | Solid state image sensor with high resolution |
JPS63120463A (en) * | 1986-11-10 | 1988-05-24 | Matsushita Electric Ind Co Ltd | Solid-state image sensing device |
WO1990009680A1 (en) * | 1989-02-10 | 1990-08-23 | Eastman Kodak Company | Interline transfer ccd image sensing device with electrode structure for each pixel |
EP0410465A2 (en) * | 1989-07-28 | 1991-01-30 | Nec Corporation | Solid state image pickup device having photo-shield plate in contact with photo-electric converting region via Schottky barrier |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 12, no. 369 (E-665)(3216) 4 October 1988 & JP,A,63 120 463 ( MATSUSHITA ELECTRIC IND CO LTD ) * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0409970B1 (en) | Interline transfer ccd image sensing device with electrode structure for each pixel | |
US5235198A (en) | Non-interlaced interline transfer CCD image sensing device with simplified electrode structure for each pixel | |
EP0468034B1 (en) | Selective operation in interlaced and non-interlaced modes of interline transfer ccd image sensing device | |
EP1562233B1 (en) | Solid-state image pickup device | |
US4774557A (en) | Back-illuminated semiconductor imager with charge transfer devices in front surface well structure | |
JP3766734B2 (en) | Solid-state image sensor | |
US5256891A (en) | CCD electrode structure for image sensors | |
EP0491922A1 (en) | Antiblooming structure for solid-state image sensor | |
EP1624492A2 (en) | Virtual phase charge coupled device image sensor | |
JPH08181300A (en) | Image pickup device | |
EP0453530B1 (en) | Solid-state image sensor | |
EP0059547B1 (en) | Clock controlled anti-blooming for virtual phase ccd's | |
US5804465A (en) | Compact isolation and antiblooming structure for full-frame CCD image sensors operated in the accumulation mode | |
US4654683A (en) | Blooming control in CCD image sensors | |
JPH07211883A (en) | Solid-state image sensing device and its manufacture | |
JPH0680811B2 (en) | CCD image sensor | |
US20080079032A1 (en) | Anti-blooming structures for back-illuminated imagers | |
EP0756759B1 (en) | Charge-coupled imaging device | |
JP4493124B2 (en) | Solid-state imaging device | |
EP0069649B1 (en) | Self-aligned antiblooming structure for charge-coupled devices and method of fabrication thereof | |
WO1992022092A1 (en) | Ccd electrode structure for image sensors | |
JP3247163B2 (en) | Solid-state imaging device and manufacturing method thereof | |
JP2002151673A (en) | Solid-state image pickup element | |
JP3100624B2 (en) | Non-interlaced interline transfer CCD image sensor with simple electrode structure for each pixel | |
JP3105781B2 (en) | Solid-state imaging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IT LU MC NL SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
122 | Ep: pct application non-entry in european phase |