New! View global litigation for patent families

WO1990013040A1 - A method and an arrangement for accurated digital determination of the time or phase position of a signal pulse train - Google Patents

A method and an arrangement for accurated digital determination of the time or phase position of a signal pulse train

Info

Publication number
WO1990013040A1
WO1990013040A1 PCT/SE1990/000200 SE9000200W WO1990013040A1 WO 1990013040 A1 WO1990013040 A1 WO 1990013040A1 SE 9000200 W SE9000200 W SE 9000200W WO 1990013040 A1 WO1990013040 A1 WO 1990013040A1
Authority
WO
Grant status
Application
Patent type
Prior art keywords
pulse
frequency
signal
signals
train
Prior art date
Application number
PCT/SE1990/000200
Other languages
French (fr)
Inventor
Wilkinson Paul Den
Original Assignee
Telefonaktiebolaget Lm Ericsson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R25/00Arrangements for measuring phase angle between a voltage and a current, or between voltages or currents

Abstract

The invention relates to a method and an apparatus for accurate digital determination of the time or phase position of a signal pulse train in relation to a fixed time or frequency reference. The arrangement generates and produces directly on the output a digital word corresponding to the measuring value current at that time. The pulse train is compared in a plurality of EXCLUSIVE-OR gates (OR0-OR3) with a number of reference clock signals (RCL0-RCL3) which are mutually displaced in time. There is produced on the output of each gate a signal (MS0-MS3) which is dependent on the input signals of the gates with respect to frequency and pulse ratio. The output signals from the gates are sent to a comparison circuit (CO) in which a MIN of MAX operation is carried out, the pulse ratio of the output signals (MS0-MS3) being compared and the output signal which lies nearest to a predetermined pulse-ratio value being subjected to analogue/digital conversion in a converter (AD). The pulse train, in digital form, is thereafter code-converted in a code converter (CC) together with the three most significant bits taken from the pulse train prior to the AD-conversion process. The thus produced binary code can be corrected for systematic deviations resulting from frequency differences between the frequency, reference frequency and/or sampling frequency of the pulse train, by the addition/subtraction of a predetermined numeric sequence.

Description

A METHOD AND AN ARRANGEMENT FOR ACCURATE DIGITAL DETERMININATION OF THE TIME OR PHASE POSITION OF A SIGNAL PULSE TRAIN

TECHNICAL FIELD

The present invention relates to a method and an arrangement for accurate digital determination of the time or phase position of a signal pulse train relative to a fixed time or frequency referen¬ ce. The arrangement is operative to generate a digital word which corresponds to the measurement value which is current at that time and produces said value directly on its output.

BACKGROUND ART

Two main methods for determining the time or phase position of a signal pulse train are known to the art. These methods are known respectively as the zero-crossing timing method and the complex vector method.

When practising the zero-crossing method, the desired time information is obtained by registering the position in a referen¬ ce-divider chain at those moments when the pulse train changes sign.

The time resolution obtained with this method is quite simply one period of the highest reference frequency signal produced on the input of the reference frequency-divider chain. For example, in order to determine the phase position of a pulse train having a repetition frequency of 1 MHZ with a resolution of l degree, it would be necessary to apply a frequency of 360 MHZ to the input of the frequency-divider chain. Consequently, the logic used to determine the phase would need to be very fast, even in the case of low-frequency pulse trains of moderate resolution.

Whenpractisingthe complexvectormethod, the information desired is assumed to be included in the fundamental sine component of the pulsetrain. This sine component is filtered-out and resolved into two quadrature components, by correlation with sine and cosine reference-frequencies inbalancedmixers. Consequently, it isthen necessary to digitize the two results and to process the arc¬ tangent of their ratio in a computer in order to determine the phase.

DISCLOSURE OF THE INVENTION

The problemwith the first of thesemethods is that it requires the use of highly advanced logic, even when carrying out relatively simple phase measurements.

The problem with the second method is that imperfections in the analoguecorrelators introduceserious limitations intothemethod inpractice, and the need to process the arc-tan in a computer adds greatly to the complexity of the method.

The inventive arrangement is characterized by the inventive features set forth in the claims and solves the aforesaid pro- blems, by being operative to apply the pulse train to a pulse former (limiter) which generates a square wave having a ark/- space ratio of approximately 50/50. The square wave is applied to N-number of EXCLUSIVE-OR circuits (e.g.4) together with N-number of reference-frequency signals in the form of square waves, which signals differ in timing progressively by 1/Nth of a cycle. The requisite progressive time difference can be obtained, either by commencingwith ahigh frequency and dividing said frequency down, or by utilizing delay lines. It is unimportant to the process which of these methods is used. The mark/space ratio between the N-output signals from the EXCLUSIVE-OR circuits are mutually compared in comparison circuits in order to establish in which of N-roughphase-sectors the signal phase lies. The signal which lies nearest the pulse ratio 50/50 is then selected, filtered in a low- pass filter and digitized in an analogue/digital converter to form a binary code which provides finer phase information within the rough sector that has already been determined. The advantages afforded by the inventive arrangement over known techniques are that time measurements or determinations can be made with an accuracygreaterthan oneperiod of thehighestpossible frequency ofthe reference clock, therewithenablingthe operating frequency of the arrangement tobe increasedwithout requiring the provision of veryhigh-speed logic. Furthermore, it is not necessary for the reference clock to be related precisely to the frequency of the pulse train to be measured.

BRIEF DESCRIPTION OF THE DRAWINGS

The inventive arrangement will now be described in more detail with reference to an exemplifying embodiment thereof and with reference to the accompanying drawings, in which Figure 1 illustrates pulse-forming and time-displacement of the signals;

Figure 2 illustrates how the pulse ratio (mark/space) varies on the outputs of the EXCLUSIVE-OR circuits;

Figure 3 is a circuit diagram of an inventive comparison circuit; and

Figure 4 is a block schematic of an inventive arrangement.

BEST MODE OF CARRYING OUT THE INVENTION

As evident from Figure 1, a pulse train WT in analogue form is applied to the input of a limiter L. The limiter pulse-forms the signal so as to produce on the output of the limiter a square wave having the pulse ratio (mark/space) 50/50 . The square wave is applied to a first input of each of N number of EXCLUSIVE-OR gates, in the illustrated embodiment four gates. A reference clock signal RCL0-RCL3 is applied to a second input of each of said gates, said gates being referenced ORO-OR3. Each of these reference-clock signals are square wave signals and are mutually displaced in time and in sequence by 1/N of a cycle. The output signal from each EXCLUSIVE-OR gate is a square wave signal MSO- MS3 having twice the frequency of the input-signal frequency of respective gates and having a mark/space ratio depending on the mutual clocking of the two input signals of the gates, as evident from the diagram of Figure 2. The diagram shows variations in the mark/space ratio for the output signals MSO-MS3 from the gates ORO-OR3 as a function of pulse train clocking in relation to reference-clock timing.

Efforts to derive the mutual clocking of the two input signals from the output signal of one single EXCLUSIVE-OR gate will introduce some element of doubt, since it is impossible to ascer¬ tain positively which 180 degree range contains the phase, but this problem is solved by mutually comparing the output signals from a plurality of EXCLUSIVE-OR gates. For instance, when N e- quals 4, in accordance with the illustrated embodiment, it is possible to determine immediately within which l/8th of the reference-clock period the transitions of the input signal fall. This is effectedby comparisonbetween the mark/space ratio of the output signals of the gates ORO-OR3 in accordance with the following MIN of MAX operation: Tab3,e 1

If MSO > MS2 then let Bl = 0 else Bl = 1

If MSI > MS3 then let B2 *= 0 else B2 = 1

If MAX (MSO,MS2)> MAX (MS1,MS3) let B3 = 0 else B3=l.

Bl, B2 and B3 determine the three most significant bits in the desired time measuring process subsequent to appropriate code conversion from Gray to Binary form or some other output-signal code.

The 3-bit word Bl, B2, B3 now has a 1:1 agreement with the octant within which the zero-crossing clocking of the signal lies.

The aforesaid described Min of Max-operation can be implemented, for instance, with the aid of a combination of NPN and PNP emitter- followers, as illustrated in Figure 3, although it can, alterna¬ tively, be realized with the aid of comparison circuits (compara¬ tors) , switches and logic circuits. Figure 3 thus illustrates one method of determining the three most significant bits of the prevailing measurement value in accordance with Table 1.

In order to be able to determine the three least significant bits LSB whenmeasuring time, it is necessary to determine themark/sp¬ ace ratio of the signal on the output of at least one of the EXCLUSIVE-OR gates OR0-OR3 more accurately. In practice, it is beneficial to choose the gate whose mark/space ratio lies closest to 50/50, since this pulse form is less sensitive to distortion as a result of the restricted rise times of slow hardware logic. In this case, the three most significant bits Bl, B2, B3 determined in accordance with the aforegoing are used to select for finer an¬ alysis the pulse which has this property. This is the pulse which remains subsequent to the MIN of MAX operation.

As will be seen from Figure 4, this finer measurement of the mark/space ratio can be effected with the aid of low-pass filters LP0-LP3 for extraction of the mean value of the signal, followed by analogue /digital conversion in an A/D-converter AD. In the case of a high-speed application, a 4-bit A/D-converter of the ••FLASH"-type can be used for instance. The inputs of respective low-pass filters are connected to corresponding outputs of the EXCLUSIVE-OR circuits OR0-OR3. The filter outputs are connected to inputs of a comparison circuit CO and to the inputs of a multiplexor M. The outputs from the comparison circuit, i.e. the most significant bits Bl, B2 and B3, are applied to inputs on the multiplexor M for the purpose of controlling the selection of that gate output-signal (MS0-MS3) whose pulse ratio lies closest to 50/50. The most significant bits are also applied to inputs on a code converter CC. The code converter is constructed either of discrete logic gates or can be a look-up table in an ROM-memory. The memory address consists of the three bits B1,B2,B3 and the bits (four or more) which constitute the result of said A/D- conversion. Thememory content consists of the desired output code corresponding to each possible input bit-pattern. The output signal from the multiplexor M is applied to the input of said A/D- converter AD, the outputs of which are connected to corresponding inputs on said code converter CC, the outputs of which, in turn, deliver binary coded signals. When a 4-bit A/D-converter is combined, in this way, with the three most significant bits B1,B2,B3 an accuracy of 7 bits is obtained during the phase- measuring process. Consequently, clocking, e.g. , of a pulse train whose repetition frequency is 1 MHZ can be determined with a resolution of 1/128 μs (8 ns) without needing to utilize more than 1 MHZ reference clock-frequency.

If it is desired that a conventional binary code shall represent the timing measurement, it is necessary to convert the three most significant bits from the Gray code to binary code and to comple¬ ment the three least significant bits LSB in alternating octants. This can be effected with conventional logic, tables or software.

Binary code-representation will facilitate correction of the output value for any difference whatsoever between the reference clock and the expected frequency of the pulse train. Assume that the expected nominal frequency of the pulse train is 1000003 HZ but that the frequency of the available reference clocks is precisely 1000000 HZ. Assume for the sake of simplicity that the measuring accuracy is 7 bits and that 128 measurements are made each second. The sequence of binary values prior to correction will then have the following configuration for instance: 59,62,65, ,122,125,0,3,6,9, which illustrates a stepwise increase of 3, modulo 128, depending on said 3 HZ frequency difference. This can be corrected with the aid of a 7-bit external memory whose content is increased with 3, modulo 128, on each sampling occasion, this value being subtracted fromthemeasurementvalue prior to transmitting an output signal.

A similar technique can also be usedwhen the relationship between samplingperiod and reference-frequency deviation is more complex and can, for instance, involve increasing the word length of the memory with part quantities, or involve storing a full cycle of correction values in the memory.

This shows that arithmetic configured in software or hardware logic can be utilized for compensating non-integer relationships between the midfrequency, reference clocks and measurement frequency (sampling rate) of the pulse train. As will be evident from the aforegoing, the inventive arrangement enables a significant improvement in measuring accuracy to be achievedwithout requiringtheprovision ofveryhigh-speed logic.

Claims

1. A method for accurate digital determination of the time or phase position of a signal pulse-train in a telecommunication system, characteri z ed by pulse-forming a signal (WT) so as to form a square wave pulse-train, comparing the pulse train with a plurality of mutually time-displaced square wave reference signals (RCL0-RCL3) such as to form new signals (MS0-MS3) in dependenceon said comparison; mutuallycomparing said new signals in a so-called MIN of MAX operation; subjecting the signal whose pulse ratio lies nearest to a predetermined pulse ratio to analogue/digital conversion for the purpose of converting said signal in digital form, together with bits (B1-B3) selected from said signal prior to said analogue/digital conversion, to a binary code which can be corrected in respect of systematic deviations resulting from frequency differences between the frequency, reference-frequency and/or sampling frequency of the pulse train, by addition/subtraction of a predetermined numerical sequence.
2. An arrangement for carrying out the method accor-ding to Claim 1 for accurate digital determination of the time or phase position of a signal pulse-train in a telecommunications system, c h a ¬ ra c t e r i z e d in that a signal (WT) is applied to the input of a limiter (L) forpulse forming purposes; in that the resultant square-wave-formedpulse-train is delivered fromthe output of the limiter to a first input of a plurality of EXCLUSIVE-OR gates (OR0-OR3) ; inthat a reference clock signal (RCL0-RCL3) is applied to a second input on each of the gates, said clock signals being displaced sequentially in time in relation to one another, each of the outputs of respective gate circuits producing an output signal (MS0-MS3) having a frequency and a pulse ratio which is contingent on the ratio between the signals on said first and second inputs; in that the output signals (MS0-MS3) from said gate circuits (OR0- OR3) are applied to inputs of a multiplexor (M) and inputs of a comparison circuit (CO) in which a MIN of MAX operation is carried out; in that the pulse ratio of the output signals (MS0-MS3) are mutually compared; in that, that one of said output signals which lie closest to a predetermined pulse-ratio value are applied, via said multiplexor (M) , to the inputs of an analogue/digital converter (AD) from the outputs of which said pulse train, in digital form, is applied to a first number of inputs on a code converter (CC) ; and in that the code converter receives on a second number of inputs certain signal bits (B1-B3) from said pulse trainprior to said analogue/digital conversion; and in that the signals on said first and second number of inputs of the code converter are converted to signals in binary form which are produced on the outputs of the converter.
3. An arrangement according to Claim 2, c h a r a c t e r i z e d in that said determined signal bits (B1-B3) constitute the three most significant bits of the pulse train.
4. An arrangement according to Claim 2, c h a r a c t e r i z e d in that said predetermined pulse-ratio value is 50/50.
5. An arrangement according to Claim 2, cha r a ct e r i z ed in that said time-displacement between the reference-frequency signals is 1/Nth of a clock period when the total number of reference-frequency signals is N.
6. An arrangement according to Claim 2, ch a r a c t e r i z e d in that for the purpose of achieving more accurate determination of said pulse ratios, the outputs of the gate circuits (OR0-OR3) are connected to corresponding inputs of low-pass filters (LP0- LP3) and that the filter outputs are connected to inputs on the comparison circuit (CO) and the multiplexor (M) .
PCT/SE1990/000200 1989-04-20 1990-03-28 A method and an arrangement for accurated digital determination of the time or phase position of a signal pulse train WO1990013040A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
SE8901441-9 1989-04-20
SE8901441 1989-04-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR900072489A KR960011533B1 (en) 1989-04-20 1990-03-28 A method and an arrangement for accurate digital determination of the time or phase position of a signal pulse train

Publications (1)

Publication Number Publication Date
WO1990013040A1 true true WO1990013040A1 (en) 1990-11-01

Family

ID=20375741

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1990/000200 WO1990013040A1 (en) 1989-04-20 1990-03-28 A method and an arrangement for accurated digital determination of the time or phase position of a signal pulse train

Country Status (10)

Country Link
US (1) US5148373A (en)
EP (1) EP0394206B1 (en)
JP (1) JP3286844B2 (en)
KR (1) KR960011533B1 (en)
CN (1) CN1046607A (en)
CA (1) CA2030621C (en)
DE (2) DE69017741D1 (en)
DK (1) DK0394206T3 (en)
ES (1) ES2069058T3 (en)
WO (1) WO1990013040A1 (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5351016A (en) * 1993-05-28 1994-09-27 Ericsson Ge Mobile Communications Inc. Adaptively self-correcting modulation system and method
JPH08506711A (en) * 1993-10-14 1996-07-16 エリクソン ジーイー モービル コミュニケーションズ インコーポレイテッド Adaptive Bandwidth receiver
US5668837A (en) * 1993-10-14 1997-09-16 Ericsson Inc. Dual-mode radio receiver for receiving narrowband and wideband signals
US5751762A (en) * 1996-02-15 1998-05-12 Ericsson Inc. Multichannel receiver using analysis by synthesis
US6205183B1 (en) 1998-05-29 2001-03-20 Ericsson Inc. Methods of suppressing reference oscillator harmonic interference and related receivers
US6101454A (en) * 1998-11-23 2000-08-08 The United States Of America As Represented By The Secretary Of The Navy Apparatus to oscillograph single sub-nanosecond events
US6278867B1 (en) 1998-11-25 2001-08-21 Ericsson Inc. Methods and systems for frequency generation for wireless devices
US6567475B1 (en) 1998-12-29 2003-05-20 Ericsson Inc. Method and system for the transmission, reception and processing of 4-level and 8-level signaling symbols
US7689639B2 (en) 2004-06-04 2010-03-30 Telefonaktiebolaget Lm Ericsson (Publ) Complex logarithmic ALU
US7711764B2 (en) * 2004-06-04 2010-05-04 Telefonaktiebolaget Lm Ericsson (Publ) Pipelined real or complex ALU
US8316068B2 (en) 2004-06-04 2012-11-20 Telefonaktiebolaget Lm Ericsson (Publ) Memory compression
US20070133598A1 (en) * 2005-12-12 2007-06-14 Patrick Moran System and method for determining position of communicating devices
FR2901911B1 (en) 2006-06-02 2008-08-01 Schneider Electric Ind Sas Method and device for sampling electric signals of an electrical installation multiphase
CN105445552A (en) * 2015-07-09 2016-03-30 深圳市科润宝实业有限公司 Initial phase detection method and system of sinusoidal signals

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4178631A (en) * 1978-02-13 1979-12-11 Tractor, Inc. Digital phase detector and method
DE2654211C2 (en) * 1975-12-01 1987-01-02 The General Electric Co. Ltd., London, Gb
EP0265080A1 (en) * 1986-09-25 1988-04-27 Nec Corporation Device for detecting bit phase difference
DE3153249C2 (en) * 1981-06-03 1988-12-08 Ant Nachrichtentechnik Gmbh, 7150 Backnang, De Phase discriminator arrangement

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4157500A (en) * 1977-10-31 1979-06-05 Societe d'Exploitation de Produits et de Techniques pour l'Aeronautique & l'Automatique Multiperiodical phasemeter
US4183087A (en) * 1978-03-07 1980-01-08 Hughes Aircraft Company Peak deviation sampling
JPS6046885B2 (en) * 1978-05-17 1985-10-18 Ricoh Kk
US4318617A (en) * 1979-12-14 1982-03-09 Keuffel & Esser Company DC Shift error correction for electro-optical measuring system
US4800508A (en) * 1986-06-30 1989-01-24 Eaton Corporation Frequency detector
FR2615626B1 (en) * 1987-05-21 1989-07-28 Alcatel Espace Method numerical evaluation of the frequency and phase of signals and devices for implementing such a method
CA1290026C (en) * 1987-12-24 1991-10-01 Jun Iwata Circuit for comparing a plurality of binary inputs
CA1298386C (en) * 1988-05-25 1992-03-31 Paul Langner Intrapulse radar receiver
US4998219A (en) * 1989-02-16 1991-03-05 Ail Systems, Inc. Method and apparatus for determining the greatest value of a binary number and for minimizing any uncertainty associated with the determination
US4996647A (en) * 1989-03-27 1991-02-26 Sperry Marine Inc. Digital statistical processing for signal parameter determination

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2654211C2 (en) * 1975-12-01 1987-01-02 The General Electric Co. Ltd., London, Gb
US4178631A (en) * 1978-02-13 1979-12-11 Tractor, Inc. Digital phase detector and method
DE3153249C2 (en) * 1981-06-03 1988-12-08 Ant Nachrichtentechnik Gmbh, 7150 Backnang, De Phase discriminator arrangement
EP0265080A1 (en) * 1986-09-25 1988-04-27 Nec Corporation Device for detecting bit phase difference

Also Published As

Publication number Publication date Type
JP3286844B2 (en) 2002-05-27 grant
EP0394206A3 (en) 1991-12-11 application
DK0394206T3 (en) 1995-07-10 grant
KR960011533B1 (en) 1996-08-23 grant
DE69017741T2 (en) 1995-07-13 grant
EP0394206B1 (en) 1995-03-15 grant
ES2069058T3 (en) 1995-05-01 grant
CA2030621A1 (en) 1990-10-21 application
JPH03505635A (en) 1991-12-05 application
CA2030621C (en) 1998-07-07 grant
EP0394206A2 (en) 1990-10-24 application
DE69017741D1 (en) 1995-04-20 grant
CN1046607A (en) 1990-10-31 application
US5148373A (en) 1992-09-15 grant

Similar Documents

Publication Publication Date Title
US6188253B1 (en) Analog clock module
US3603977A (en) Digital-to-analog converter utilizing pulse duration modulation
US4678345A (en) Equivalent time pseudorandom sampling system
US4345241A (en) Analog-to-digital conversion method and apparatus
US4620179A (en) Method for successive approximation A/D conversion
US4715000A (en) Digital phase-locked loop and frequency measuring device
US4283713A (en) Waveform acquisition circuit
US5886660A (en) Time-to-digital converter using time stamp extrapolation
US4736189A (en) Method and apparatus for calibrating an analog-to-digital conversion apparatus
US4207791A (en) Automatic tuning device
US4962380A (en) Method and apparatus for calibrating an interleaved digitizer
US5191336A (en) Digital time interpolation system
US4303983A (en) Method and apparatus for measuring time
US5247469A (en) Digital frequency synthesizer and method with vernier interpolation
US5138317A (en) Digital to analogue converter adapted to select input sources based on a preselected algorithm once per cycle of a sampling signal
US5592659A (en) Timing signal generator
US4368439A (en) Frequency shift keying system
US4715001A (en) Extremely accurate automatic frequency control circuit and method therefor
US4637733A (en) High-resolution electronic chronometry system
US3973209A (en) Digital arithmetic synthesizer phase lock loop with direct doppler and frequency readout
US20070274434A1 (en) Period-to-Digital Converter
US5367200A (en) Method and apparatus for measuring the duty cycle of a digital signal
US4144489A (en) Simplified frequency to digital converter using all digital electronics
US4564918A (en) Method and apparatus for measuring the time difference between two sampling times
US5920494A (en) Method and device for varying interpolation factors

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU CA FI JP KR NO

ENP Entry into the national phase in:

Ref country code: CA

Ref document number: 2030621

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 2030621

Country of ref document: CA