WO1990003043A1 - Charged particle multidetector - Google Patents
Charged particle multidetector Download PDFInfo
- Publication number
- WO1990003043A1 WO1990003043A1 PCT/GB1989/001067 GB8901067W WO9003043A1 WO 1990003043 A1 WO1990003043 A1 WO 1990003043A1 GB 8901067 W GB8901067 W GB 8901067W WO 9003043 A1 WO9003043 A1 WO 9003043A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- electrodes
- polyimide
- multidetector
- electrode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01T—MEASUREMENT OF NUCLEAR OR X-RADIATION
- G01T1/00—Measuring X-radiation, gamma radiation, corpuscular radiation, or cosmic radiation
- G01T1/16—Measuring radiation intensity
- G01T1/28—Measuring radiation intensity with secondary-emission detectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J49/00—Particle spectrometers or separator tubes
- H01J49/02—Details
- H01J49/025—Detectors specially adapted to particle spectrometers
Definitions
- the present invention relates to a charged particle multidetector and methods which may be used to form such a multidetector.
- Scientific analytical instruments such as electron spectrometers typically employ some means of dispersing a beam of charged particles so that a spectrum may be built up by scanning the resultant image across a slit in front of a detector. This procedure is inefficient because at any given time it utilises only a small fraction of the total available signal in the dispersed image. In order to make full use of this signal it is necessary to simultaneously detect as many as possible of the electrons in the dispersed electron image while preserving an adequate degree of spatial resolution. This is possible if a multiple-element detector (referred to herein as a "multidetector") is used in place of the single detector and scanned slit arrangement.
- a multiple-element detector referred to herein as a "multidetector”
- a monochromatic beam of electrons is incident on a target and scattered or emitted electrons are dispersed in energy using hemispherical electrostatic deflectors.
- the multidetector allows electrons with a range of energies to be detected simultaneously.
- a multidetector of this type is described in J. Phys. E., 13, 713-715 (1980) by Hicks, P.J.; Daviel, S; allbank B; and Comer, J.
- Stage one amplifies the electron signal by a factor of around 10 6 using a microchannel plate electron multiplier. Electrons emerging from the microchannel plate are accelerated towards the second stage which translates the electron image into ' a photon image by means of a phosphor screen. This photon image is subsequently picked up and converted into an electrical signal in the third and final stage using a solid state imaging device such as a CCD (charge- coupled device) or photodiode array.
- a solid state imaging device such as a CCD (charge- coupled device) or photodiode array.
- An optical system comprising either a lens or a coherent fibre optic bundle is needed to transport the photon image from the phosphor to the photo-sensitive elements of the imaging device.
- MCP microchannel plate electron multiplier
- the methods used for detecting the amplified electron image can then be grouped into two broad categories: i) Systems that convert the electron output of the MCP into photons by the use of phosphor screen and then detect the focussed light image. This can be accomplished either by means of a vidicon TV camera (see J. Electron Spectrosc. Relat. Pheno .
- an electrically independent multiple anode array that is capable of detecting simultaneous events.
- Each anode in the array needs its own amplifier, discriminator and counting electronics. This clearly presents a major obstacle to constructing a multidetector with a large number of electrodes (e.g. 256) if discrete units have to be used for the electronics associated with each anode. Nevertheless, a system has been described (see Applied Optics 14, 1632-1644, (1975), Timothy, J.G. and Bybee, R.L.) which uses 64 discrete electrodes on 50 urn centres for detecting X-rays and UV photons. More recently it has become possible to purchase microchannel plates coupled to multiple anode arrays.
- Signal or data lines from the chip would normally be processed at real ground.
- the signal or data lines leave the vacuum system within which the multidetector is supported by way of multi-way, high voltage, feedthroughs and then undergo opto-isolation to reference them to real ground.
- the multi-way, high voltage, feedthroughs are not "off-the shelf” components.
- the opto-isolators could be within the vacuum system. In either event the opto-isolation adds complications to a system which claims simplicity as one of its key features.
- a charged particle multidetector comprising a plurality of electrodes supported on a monolithic substrate, an amplifier in respect of each electrode, the amplifier being supported on the substrate, and means for transferring output signals derived from the amplifier to output terminals adapted for connection to circuitry not supported by the substrate, wherein each amplifier is associated with a respective counter supported on the substrate, means are provided on the substrate for monitoring the outputs of the amplifiers to detect the arrival of charged particles at the respective electrodes, means are provided on the substrate to increment the content of each counter in response to detection of the arrival of a charged particle at the respective electrode, and the transferring means comprise means for periodically reading out the accumulated contents of each counter to the output terminals.
- counter is used herein to mean any : data storage device which can be incremented to store an accumulated count of a series of events.
- the monitoring means comprises means for detecting when the output of any amplifier exceeds a predetermined threshold
- the incrementing means comprises means for incrementing the respective counter each time an amplifier output exceeding the predetermined threshold is detected.
- the amplifier and comparator circuits comprise an inverter connected to receive the output of one electrode, a transmission gate connected in parallel with the inverter, a capacitor connected between the output of the inverter and a stable voltage source, a reference capacitor one terminal of which is connected to a stable voltage source, a sense amplifier connected between the output of the inverter and a second terminal of the reference capacitor, and switches for alternately connecting inputs to the sense amplifier to respective ones of the capacitors and to a common voltage source, means being provided to close the transmission gate when the sense amplifier is connected to the capacitors.
- Each electrode may be connected to a respective amplifier located beneath the electrode on the substrate.
- Each amplifier may be connected to a respective counter located adjacent the respective electrode on the substrate.
- a plurality of ' electrodes may be connected to a respective adder located remote from the said plurality of electrodes, means being provided to sequentially sample the outputs of the amplifiers associated with the plurality of electrodes, and the adder being arranged to sequentially increment counters loca ed on the substrate remote from the electrodes each of which counters is associated with a respective one of the plurality of electrodes.
- the electrodes are in the form of metal pads supported on a layer of polyimide formed over the amplifiers supported on the substrate, connections being made between the electrodes and the amplifiers through via holes formed in the polyimide layer.
- the polyimide layer and via holes may be formed by depositing a first layer of polyimide on the substrate, heating the layer to effect precuring, applying a layer of photoresist to the first layer of polyimide, exposing and etching the photoresist to remove areas of the first polyimide layer corresponding to the intended positions of the via holes, the removed areas being larger than the intended areas of the via holes, heating the first layer of polyimide to effect partial curing, depositing a second layer of polyimide over the first layer and the etched areas, applying a second layer of photoresist to the said layer of polyimide, exposing and etching the photoresist to remove areas of the second polyimide layer corresponding to the intended positions of the via hole, the etched areas corresponding to the intended areas of the via holes, and heating
- the electrodes are located adjacent an output plane of a microchannel plate, a spacing layer of polyimide provided with openings registering with the electrodes being located over the substrate so as to be sandwiched between the microchannel plate and the substrate supporting the electrodes, and the surface of the spacing layer supporting an electrically conductive layer in direct contact with the microchannel plate and connected to a terminal held at ground potential.
- Each electrode may comprise a pair of first and second electrodes separated by an insulating layer, the first electrodes being exposed to charged particles to be detected and connected to a source of bias potential, and the second electrodes being positioned beneath respective ones of the first electrodes and connected to the amplifiers, whereby the first and second electrodes of each pair are capacitively coupled together.
- a plurality of multidetectors can be connected in an array to form a hybrid array of any desired size.
- the present invention also provides a method for forming a thick polyimide film around a via hole extending through the film, wherein a first layer of polyimide is deposited on a substrate, the first layer is heated to effect precuring, a first layer of photoresist is applied to the first layer of polyimide, the photoresist is exposed and etched such that an area of the first polyimide layer is removed which is substantially larger than the intended area of the via hole, the resist is stripped from the first layer, the first layer is heated to effect partial curing, a second layer of polyimide is deposited over the first layer and the etched area, a second layer of resist is applied to the second layer of polyimide, the second layer of resist is exposed and etched such that an area of the second polyimide layer is removed which corresponds to the intended area of the vial hole, and the resultant polyimide structure is heated to effect curing.
- a positive working resist is used.
- An alkaline developeer is then applied which etches the first layer of polyimide whilst it develops the resist.
- the required size of the removed area of the first polyimide layer is achieved by either exposing the resist using an oversized mask or over-etching the edges of the exposed area.
- the pre-curing bake may be achieved by baking at less than 120°C for approximately 30 minutes.
- the resist stripper used may be a 60/40 N-butyl acetate/isopropyl alcohol.
- the partial curing bake may be achieved by baking at approximately 200°C for approximately 15 minutes.
- More than two layers of polyimide may be built up using the techniques outlined above, the size of the area removed from each layer around the intended via hole pattern being less than the area removed from the preceding layer.
- the present invention also provides a method for assembling a detector provided with a plurality of detector electrodes and a microchannel plate electron multiplier having input and output planes, wherein a layer of polyimide is formed on the surface of the detector, holes are formed in the polyimide layer, each hole overlying a respective electrode, an electrically conductive layer is formed on the surface of the polyimide layer, and the conductive layer is positioned in direct physical contact with the output plane of the multiplier.
- the present invention also provides an assembly of a detector and a microchannel plate electron multiplier, wherein the multiplier has input and output planes, and the detector is provided with a plurality of detector electrodes, the assembly comprising a polyimide layer overlying the detector and provided with holes each of which registers with a respective detector electrode, and an electrically conductive layer formed on the surface of the polyimide layer, the output plate of the multiplier being in direct physical contact with the conductive layer.
- the present invention also provides a multidetector comprising a microchannel plate and an array of electrodes arranged to collect electrons. emerging from the microchannel plate, wherein each of the electrodes is in the form of a pair of first and second electrodes, the first electrode being positioned to capture emerging electrons and being propagated to a potential such that energising electrons are not repelled therefrom, and the second electrode being electrically insulated from but capacitively coupled to the first electrode.
- the first and second electrodes are preferably integrated with the multidetector by forming the second electrodes, depositing a layer of insulating material such as polyimide over the second electrodes, and forming the first electrodes on the insulating layer,
- Pig. 1 is a schematic illustration of a known multidetector electron spectrometer incorporating an electron detection system
- Fig. 2 is a schematic illustration of the electron detection system of the known spectrometer illustrated in Fig. ;
- Fig. 3 is an illustration of a known multiple anode array which is capable of detecting simultaneous events
- Fig. 4 is a schematic illustration of a multidetector in accordance with the present invention.
- Figs. 5, 6 and 7 illustrate processing steps followed in the preparation of the multidetector of Fig.4;
- Fig. 8 illustrates the input comparator circuit used in the multidetector of Fig. 4.
- Fig. 9 illustrates waveforms appearing in the circuit of Fig. 8 ;
- Fig. 10 illustrates the use of a polyimide film as a spacer between the multidetector and the microchannel plate;
- Fig. 11 illustrates schematically the assembly of a plurality of integrated circuits to form a combined circuit of any required size
- Fig. 12 illustrates the use of a further layer of polyimide to form a double electrode structure in a detector of the type illustrated in Fig. 4;
- Fig. 13 illustrates a two-dimensional multidetector in accordance with the present invention
- Fig. 1 illustrates a comparator stage similar to that of Fig. 8 but provided with individual channel threshold control
- Fig. 15 illustrates waveforms appearing in the circuit of Fig. 14.
- Fig. 1 shows a typical known multidetector electron spectrometer.
- An electron gun 1 produces a stream of electrons having a range of energies and a monochromatic (single energy) beam of electrons is selected by an electron energy selector 2.
- the monochromatic beam is focussed by an electron lens 3 on a target beam 4.
- Scattered or emitted electrons are focussed by an electron lens 5 and then dispersed in energy using an electron analyser 6 comprising hemispherical electrostatic deflectors.
- a conventional slit and single detector arrangement was used to scan across the extended electron image the location of which is indicated by dotted line 7.
- the slit and single detector was replaced by an electron detection system 8 capable of simultaneously detecting electrons having a range of energies.
- Fig. 2 illustrates the electron detection system 8 of Fig. 1.
- Input electrons are directed perpendicular to an earthed entry plane of chevron microchannel plates 10.
- An exit plane of the microchannel plates 10 is held at 2kV.
- Electrons emerging from the exit plane of the microchannel plates are attracted to a phosphor screen 11 which is held at lOkV.
- the image appearing on the phosphor screen 11 is focussed by a lens 12 onto a CCD device 13 providing an analogue ouput signal 1.
- Fig. 2 requires an optical system incorporating either a lens as illustrated or a coherent fibre optic bundle to transport the photon image produced on the phosphor screen to the photosensitive elements of the imaging device.
- Fig.3 shows an alternative to such an arrangement in which the phosphor screen and optical system is replaced by an array of electrically independent anodes.
- chevron microchannel plates 15 amplify an incoming electron signal 16 and electrons emerge from the exit plane of the microchannel plates 15.
- the emerging electrons are collected by an array of electrodes (anodes) 17.
- Each anode in the array is associated with a coupling capacitor 18, an amplifier 19, a discriminator 20 to remove signals resultant from noise and a counter 21.
- This large amount of external electronics represents a serious drawback to the application of such techniques.
- the multidetector comprises a plurality of electrodes 22 the purpose of which corresponds to the purpose of the electrodes 17 shown in Fig. 3.
- each electrode 22 receives electrons from a respective portion of an associated microchannel plate electron multiplier (not shown) .
- Each channel of the device comprises an amplifier 23 connected to a respective electrode 22, an amplifier/counter interface 24 which incorporates a comparator, and an eight bit counter 25.
- a scanning shift register 26 incorporates a control bus 27 which controls loading of the content of the counters 25 onto a common data bus 28.
- a pulse travels along the register 26 at a rate determined by an external clock signal. The time interval between successive readings of the contents of the given counter is selected to be less than the time it takes for the counter to overflow. This depends of course on the rate of arrival of single events at the respective electrodes.
- the array of electrodes 22 may be fabricated as an extra layer of metalisation laid down on top of an integrated circuit forming the other components referred to in Fig. 4, the extra layer of metalisation being separated from the integrated circuit by an intervening layer of dielectric material.
- a via-hole is cut through the layer of dielectric material to enable a vertical connection to be made to the input of the amplifier 23.
- the amplifier ' 23 senses the small quantity of charge (typically 10 6 electrons) deposited on the electrode as a result of the arrival of a single electron on the MCP multiplier.
- the input charge pulse is then amplified to produce a logic pulse which is subsequently used to drive the digital counter 25.
- the device illustrated in Fig. 4 not only detects single electron events but also accumulates the resultant data, on chip, in binary counters, one counter being provided for each electrode.
- the data is then output in a continous self-scanning mode.
- the amplifier-comparator input stage essentially treats each electrode as an input to a DRAM memory cell and uses a sense amplifier to make a decision as to the presence or absence of an "event".
- the actual detection of an event is accomplished by means of a charge-sensitive comparator.
- One of the inputs to the comparator is a discrimination potential which is used for setting a threshold level above which a pulse is registered as having occurred and below which it is assumed that nothing has happened. This effectively discriminates against noise from for example the MCP multiplier.
- Dielectric materials conventionally used for separating metalisation layers are silicon dioxide and silicon nitride applied by chemical vapour deposition (CVD). These materials are typically of the order of 1 urn thick and have a relatively high dielectric constant, for example up to 10 for silicon dioxide.
- the consequent high capacitance of capacitors formed as the result of separating two metalised layers by such a material means a reduction in available signal amplitude and hence, loss of electrical sensitivity.
- Thick films of PI can be plasma or reactive ion etched after being fully cured using an 0 2 , 0 2 /CF 4 or 0 2 /SF 6 ion species.
- a non-erodable mask must be applied to the PI and this is essentially a research rather than a production activity.
- Many masks have been researched in this connection such as CVD oxides, plasma nitrides and a variety of metals. All involve much extra processing to apply and must be subsequently removed without damaging the underlying exposed aluminium.
- Metal masks, particularly aluminium which is the easiest to use may be heavily oxidised by the plasma and difficult to remove successfully. Additionally a severe step will be formed at the "shoulder" of the via-hole and this will have to "rounded" to prevent step-coverage problems.
- Multi-layering the PI using simple resist spinning apparatus is an obvious solution but this also presents problems. Unless the primary layers are taken to a sufficiently high temperature the solvent systems of the secondary layers "re-flows" the underlying PI leaving the composite layer little thicker than the initial layer. If the primary layer is taken to a sufficiently high temperature to prevent this from happening it can no longer be wet-etched without recourse to extreme chemistry.
- Figs. 5 to 7 A method for overcoming these problems is illustrated in Figs. 5 to 7.
- the method is capable of rapidly achieving thick films with no complicated processing using only basic clean room equipment.
- a layer 30 of PI on a substrate 32 is spin-coated with resist 31 using a resist-spinner.
- the substrate 32 supports an aluminium contact 33.
- the resultant structure is given a pre-cure bake at 120C for 30 minutes.
- the positive working photo ⁇ resist is exposed and developed.
- An alkaline resist developer is used which etches the PI whilst it develops the resist.
- the crucial step here is that the resultant via holes are made considerably larger than they are required to be to give access to the contacts 33. This is achieved by either exposing the photo ⁇ resist with an oversized mask or simply over-etching in the developer solution.
- the resist is stripped using a solution of 60/40 n-butyl acetate/isopropyl alcohol as this will not attack the uncured PI.
- the temperature of the PI is raised to partially cure it and protect it from solvent attack - say 200C for 15m.
- a second layer 34 of PI is then applied which, because of its planarization properties, will almost completely "fill" the large initial via ⁇ . 16
- a resist layer 35 is again applied, exposed and developed to produce the correct size via holes in the PI.
- the resist is now stripped and the PI cure schedule completed.
- Each electrode 22 is directly connected to the input of a CMOS inverter 36. By periodically switching on a transmission gate this device is dynamically biased into its cross-over region. This "self-biasing" is particularly effective as it affords an automatic means of resetting (discharging) the electrode connected to its input.
- This single gain stage is capable of fast operation but insufficient gain. Furthermore, its quiescent point does not correspond to a logic level (so level shifting is required) and it cannot discriminate against noise.
- Timing waveforms for the circuit of Fig. 8 are shown in Fig. 9.
- the two memory cells are charged during an INTEGRATE clock pulse.
- the electrode is discharged whilst charge from each memory cell is injected into the input nodes 39 and 40 of a DRAM sense amplifier.
- an EVALUATE pulse turns on the sense-amplifier which registers a HIGH logic level on the node which was connected to the most positive memory cell and a LOW logic level on the other I/O node.
- the cycle of events is initiated by a PRECHARGE pulse which sets all the circuit nodes to the discriminator potential.
- Fig. 10 shows a silicon substrate 41 supporting the integrated circuit components, electrodes 22 connected to the integrated circuit through a via hole in the polyimide layer 42, the spacing layer 43, and a window formed over the electrode 22.
- the surface of the layer 43 is aluminised to make electrical contact with the MCP multiplier.
- This final metalisation layer 44 makes contact with an aluminium ground pad 45 held at the local ground potential of the IC.
- the described arrangement is such that the channel plates can be brought into direct physical contact with the multi-detector.
- An insulating layer (layer 43) electrically separates the MCP multiplier from the electrodes.
- the surface ' of this layer is metalised to make electrical contact to the channel plates and prevent static electron build up on the chip surface.
- Fig. 11 shows a typical example consisting of four detector chips 46- 49 controlled by master chip 50.
- the master chip which makes the device operate as a single entity, is responsible for synchronising events between the detector and the host computer system.
- the individual chips share a common data bus and so the master chip is also responsible for bus arbitration. It would be possible, however, to dispense with the master
- detected electrons emerge from the exit plane of a microchannel plate which is at a potential of around 2kV relative to ground.
- the electrons emerge with low kinetic energy (e.g. lOOeV) and thus, if they are to be collected on the detector electrodes, the electrodes themselves cannot afford to have a lower potential than 2kV or they would repel the emergent electrons. This implies that the detector chip has to "float" at 2kV by means of an isolated power supply.
- signals and data lines from the chip are processed at real ground. Therefore, they leave the vacuum system by way of multi-way, high voltage, feedthroughs and then undergo opto-isolation to reference them to real ground.
- This problem can be overcome by using a dual electrode system as illustrated in Fig. 12.
- a "top" array of electrodes 51 physically captures the electrons and discharges them to a suitable bias potential via bond pad 52.
- One way of realising this may be to employ off-chip impedances to sink the current in a known manner.
- the extra set of electrodes 51 will operate at a high (approx. 2kV) potential and a similar array of electrodes 53, that constitute the inputs to on-chip amplification, are placed directly below these.
- This latter array is capacitively coupled to, but insulated from, the top array by means of a layer 54 of dielectric material (typically polyimide) that is thick enough to withstand, say, a 2kV voltage drop (25um. for PI).
- the dual electrode array will be fabricated as a monolithic structure. This structure could be fabricated directly onto the surface of the integrated detector chip as discussed previously and shown schematically in Fig. 12, but it could also be introduced as a "stand alone" capacitor array connected to external components.
- FIG. 13 this illustrates an integrated two-dimensional array in accordance with the present invention, that is an array in which electrodes are positioned in a rectangular pattern defining rows and columns.
- each electrode in the array is associated with a respective accumulator, the accumulators are situated on the same chip but remote from the electrodes and the contents of the accumulators associated with one column of electrodes are incremented through a common comparator/adder section.
- the two-dimensional structure of Fig. 13 comprises an electrode array 55 in which each electrode is represented -by a box 56, the electrodes being arranged in m columns each including n electrodes.
- the electrode spacing in each of the two dimensions is appropriate to the particular application, but for surface science instruments a resolution (electrode spacing) of 100 microns is appropriate.
- Such a high density of electrodes limits the complexity of circuitry which can be embedded in the chip adjacent the electrodes as all such circuitry must in effect be located beneath the respective electrode.
- an amplifier corresponding to the input section 23 of the circuitry of Fig. 4 is located directly beneath the respective electrode.
- Signals from the amplifier stage are output to an array of comparator/adder stages 57, each comparator/adder being represented by a respective box 58.
- Each comparator/adder 58 is responsible for sampling signals from the n electrodes of the respective column and for accessing a corresponding column of n RAM memories of a memory array 59.
- Each RAM memory is represented by a box 60 and can store a binary word the length of which is sufficient to store a count of the events detected at the corresponding electrode.
- the content of each RAM memory 60 corresponds to the content of the counter 25 in the embodiment of Fig. 4.
- the memory array 59, the comparator/adder section 57, and the electrode array are all located on the same silicon substrate but are located in physically separate areas of the substrate.
- signals for each electrode amplifier in a column are sequentially accessed, the signals representing whether or not a charge pulse ( an event) has been sensed by a particular electrode. No distinction is made between single and multiple events.
- signals derived from all n electrodes in each column are delivered to the comparator/adder section in n sequential sampling periods. The timing; of each sampling period indicates the origin of the respective signal.
- the comparator/adder section compares each signal with a reference to distinguish between the occurrence/non-occurrence of an event (1 or 0), accesses the content of the respective memory 60, adds the accessed memory content to the "event count" of 1 or 0, and returns the sum to the respective memory 60.
- each memory 60 accumulates a count of the events occurring at the respective electrode, the memories 60 of corresponding electrodes in each column being incremented simultaneously.
- Data is read out to appropriate processing devices via an output port 61.
- the members in any row of memory elements 60 are simultaneously updated with data from their respective electrodes. Each time such a row is updated the contents of one of the elements is read out. Therefore m sampling periods are required to read out a complete row. As there are n rows the total number of sampling periods is m x n in order to read out the whole array. This approach to data transfer off the chip to associated processing equipment introduces no "dead time" due to data read ⁇ out.
- the electrode array will typically occupy about half the available chip surface area.
- Theoretically very large single substrate arrays could be produced to define for example a sensing surface 2cm by 2cm and including several thousand electrodes.
- An alternative approach would be to combine a number of relatively smaller chips, each containing for example approximately 1000 electrodes.
- An array of these small chips could then be interconnected on a hybrid substrate using metalized tracks. This could be achieved by firstly covering the array of chips with an insulating layer of for example polyimide, defining contact holes through the insulating layer to contact pads on the chips, and then depositing suitable conductive tracks using standard lithographic techniques.
- Fig. 13 will be implemented using similar techniques to those described with reference to Figs. 4 to 12, the only basic differences in approach being the physical separation of the electrodes and some of the associated circuitry, and the use of time division multiplexing techniques to sample the electrodes and read out data.
- a threshold potential VREF is applied.
- An identical threshold potential is applied to each of the detector circuits, that is to the circuits associated with every one of the parallel channels in the device.
- Figs. 14 and 15 illustrate how different local threshold voltages may be provided, the same reference numerals being used for common components in Figs. 8 and 14.
- the waveforms of 15 are identified in Fig. 14.
- a sampling period is initiated by the precharge phase which involves shorting together nodes of the sense amplifier in response to the pulse labelled NODCH. During this period the EVAL pulse is active.
- the swich labelled INT2 opens and isolates the input inverter 36 from its associated capacitor 37.
- the switch labelled INT1 now closes and biases . the input inverter to its cross-over point. During the same clock pulse the balancing capacitor 38 is charged to this local cross-over voltage relative to the potential labelled VREF.
- a reference offset is now applied by pulsing the VREF line.
- the capacitor 38 could be switched between ground and a steady offset voltage.'
- each channel with a respective threshold potential by providing each channel with an addressable digital to analog converter.
- a digital word, unique to each channel could be latched into the digital to analog converter during a set-up phase.
- the analog output of the converter would then provide the appropriate channel threshold.
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB888821496A GB8821496D0 (en) | 1988-09-14 | 1988-09-14 | Charged particle multidetector |
GB8821496 | 1988-09-14 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1990003043A1 true WO1990003043A1 (en) | 1990-03-22 |
Family
ID=10643538
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB1989/001067 WO1990003043A1 (en) | 1988-09-14 | 1989-09-12 | Charged particle multidetector |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0435896A1 (en) |
AU (1) | AU4215189A (en) |
GB (1) | GB8821496D0 (en) |
WO (1) | WO1990003043A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2262649A (en) * | 1991-12-13 | 1993-06-23 | Marconi Gec Ltd | Energy analyser |
GB2266407A (en) * | 1992-04-21 | 1993-10-27 | Univ Wales | Charged particle analyser |
US5296816A (en) * | 1989-06-29 | 1994-03-22 | Fisons Plc | Integrated circuit sensor and detector and spectrometers incorporating the sensor |
DE10156275A1 (en) * | 2001-11-16 | 2003-06-05 | Leo Elektronenmikroskopie Gmbh | Detector arrangement and detection method |
US20120264064A1 (en) * | 2009-10-28 | 2012-10-18 | Cea | Method for fabricating an amplification gap of an avalanche particle detector |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4637052A (en) * | 1983-10-24 | 1987-01-13 | The United States Of America As Represented By The Department Of Energy | Method and apparatus for enhancing microchannel plate data |
-
1988
- 1988-09-14 GB GB888821496A patent/GB8821496D0/en active Pending
-
1989
- 1989-09-12 EP EP19890910149 patent/EP0435896A1/en not_active Withdrawn
- 1989-09-12 WO PCT/GB1989/001067 patent/WO1990003043A1/en not_active Application Discontinuation
- 1989-09-12 AU AU42151/89A patent/AU4215189A/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4637052A (en) * | 1983-10-24 | 1987-01-13 | The United States Of America As Represented By The Department Of Energy | Method and apparatus for enhancing microchannel plate data |
Non-Patent Citations (4)
Title |
---|
Applied Optics, Vol. 14, No. 7, July 1975, Optical Society of America (New York, US) J.G. TIMOTHY et al.: "One-Dimensional Photon-Counting Detector Array for use at EUV and SoftX-ray Wavelenghts" pages 1632-1644 * |
Nuclear Instruments & Methods in Physics Research, Vol. 226, No. 1, 15 September 1984 North-Holland (Amsterdam, NL) L. ASPLUND et al.: "Position-Sensitive Focal Plane Detectors for Electron (Esca) Spectrometers", pages 204-208 * |
Review of Scientific Instruments, Vol. 47, No. 3, March 1976 American Institute of Physics (US) (New York, US) E. KELLOGG et al.: "High-Resolution Imaginh X-Ray Detector", * |
Review of Scientific Instruments, Vol. 59, No. 1, January 1988 American Institute of Physics (New York, US) P. FRIEDMAN et al.: "Low Backgroundrate Detector for 40keV Ions using a Conversion Dynode and a Microchannel-Plate Electron Multiplier to Reject Low-Energy Ions, Electrons, and Photons" pages 98-111 * |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5296816A (en) * | 1989-06-29 | 1994-03-22 | Fisons Plc | Integrated circuit sensor and detector and spectrometers incorporating the sensor |
GB2262649A (en) * | 1991-12-13 | 1993-06-23 | Marconi Gec Ltd | Energy analyser |
GB2262649B (en) * | 1991-12-13 | 1995-03-01 | Marconi Gec Ltd | Energy analyser |
GB2266407A (en) * | 1992-04-21 | 1993-10-27 | Univ Wales | Charged particle analyser |
DE10156275A1 (en) * | 2001-11-16 | 2003-06-05 | Leo Elektronenmikroskopie Gmbh | Detector arrangement and detection method |
US7084406B2 (en) | 2001-11-16 | 2006-08-01 | Carl Zeiss Nts Gmbh | Detector arrangement and detection method |
DE10156275B4 (en) * | 2001-11-16 | 2006-08-03 | Leo Elektronenmikroskopie Gmbh | Detector arrangement and detection method |
US20120264064A1 (en) * | 2009-10-28 | 2012-10-18 | Cea | Method for fabricating an amplification gap of an avalanche particle detector |
US9111737B2 (en) * | 2009-10-28 | 2015-08-18 | CERN—European Organization for Nuclear Research | Method for fabricating an amplification gap of an avalanche particle detector |
Also Published As
Publication number | Publication date |
---|---|
AU4215189A (en) | 1990-04-02 |
EP0435896A1 (en) | 1991-07-10 |
GB8821496D0 (en) | 1988-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5688698A (en) | Method of fabricating a device having a wafer with integrated processing circuits thereon | |
Richter et al. | Position‐sensitive detector performance and relevance to time‐resolved electron energy loss spectroscopy | |
US5347132A (en) | Position sensitive detector providing position information with enhanced reliability and performance | |
JP4780765B2 (en) | Coupled detector pixel, photon / pulse count radiation imaging element | |
Timothy | Optical detectors for spectroscopy | |
US5686721A (en) | Position-transmitting electromagnetic quanta and particle radiation detector | |
JPS5850030B2 (en) | Photoelectric conversion device and solid-state imaging plate using it | |
US20220181373A1 (en) | Microlenses for semiconductor device with single-photon avalanche diode pixels | |
EP0479827B1 (en) | Charge sensor and spectrometers incorporating it | |
WO1990003043A1 (en) | Charged particle multidetector | |
Hatfield et al. | A novel position‐sensitive detector using an image‐sensing integrated circuit | |
US5693946A (en) | Single photon imaging with a Bi-Linear charge-coupled device array | |
KR20200125701A (en) | Architecture for a large active area high-speed detector | |
CN115485805A (en) | Enhanced architecture for high performance detection devices | |
Timothy | Multianode microchannel array detector systems: performance characteristics | |
US6480278B1 (en) | Method and apparatus for detection of charge on ions and particles | |
US4639590A (en) | Intensified charge-coupled image sensor having a charge-coupled device with contact pads on an annular rim thereof | |
Allinton-Smith et al. | Imaging photon detectors for optical astronomy | |
Hatfield et al. | Development of a new type of self-scanned electron image sensing integrated circuit | |
CN212693089U (en) | Semiconductor device and silicon photomultiplier | |
Ansorge et al. | The UA2 scintillating fibre detector | |
US6774459B2 (en) | Capacitor layout technique for reduction of fixed pattern noise in a CMOS sensor | |
Hatfield et al. | The use of integrated circuits for position-sensitive detection | |
Williams et al. | Mosaic | |
Ginaven et al. | Faint object spectrograph (FOS) 512-channel Digicon detector performance data |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AT AU BB BG BR CH DE DK FI GB HU JP KP KR LK LU MC MG MW NL NO RO SD SE SU US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BF BJ CF CG CH CM DE FR GA GB IT LU ML MR NL SE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1989910149 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1989910149 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1989910149 Country of ref document: EP |