WO1988005245A1 - Error-correction of stored television signals - Google Patents

Error-correction of stored television signals Download PDF

Info

Publication number
WO1988005245A1
WO1988005245A1 PCT/GB1987/000922 GB8700922W WO8805245A1 WO 1988005245 A1 WO1988005245 A1 WO 1988005245A1 GB 8700922 W GB8700922 W GB 8700922W WO 8805245 A1 WO8805245 A1 WO 8805245A1
Authority
WO
WIPO (PCT)
Prior art keywords
line
signal
data
code value
bit
Prior art date
Application number
PCT/GB1987/000922
Other languages
French (fr)
Inventor
Robert Billing
Original Assignee
Questech Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Questech Limited filed Critical Questech Limited
Priority to DE8888900465T priority Critical patent/DE3782947T2/en
Publication of WO1988005245A1 publication Critical patent/WO1988005245A1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/02—Editing, e.g. varying the order of information signals recorded on, or reproduced from, record carriers
    • G11B27/031—Electronic editing of digitised analogue information signals, e.g. audio or video signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/93—Regeneration of the television signal or of selected parts thereof
    • H04N5/94—Signal drop-out compensation
    • H04N5/945—Signal drop-out compensation for signals recorded by pulse code modulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/60—Solid state media
    • G11B2220/61—Solid state media wherein solid state memory is used for storing A/V content

Definitions

  • This invention concerns the storage of digital televisio signals in solid state random access memory chips.
  • the invention provides a method of storing a digital tele- vision picture image in a solid-state store, wherein a code is generated from the data contained in each line of the video raster, and a corresponding code value is stored in association with the data relating to each line of the picture signal, the code value being derived from the stored data in such a manner that an error occurring in any bit of the data relating to a given line, following storage thereof, can be detected by re-computing a code value from data retrieved from the store in relation to said line, and comparing the re-computed code value with that originally stored in relation to the same line.
  • the algorithm utilised in computing the code value will provide not only an indication of an error, but also the location of the bit containing the error, means may be provided for correcting the error in any such data bit before the picture signal is reproduced.
  • Figure 1 is a block circuit diagram of a circuit for error check code generation
  • Figure 2 is a similar view of a circuit for error correct ⁇ ion.
  • the circuit of Fig. 1 includes an input 10 for receiving a sampled digital television picture signal and an output 11 for providing to a memory store a composite signal comprising the original picture signal and an accompanying error check code.
  • the input 10 is coupled to the output 11 via two signal paths 12 and 13 that are optionally selectable via an electronic switch 14.
  • the signal path 13 includes a function generator 15, an adder 16 and an accumulator 17, the latter receiving at its input the output of the adder 16 and providing at its output a signal coupled on the one hand to one side of the electronic switch 14 and on the other hand to an input of the adder 16, another input of which receives the output from the function generator 15.
  • the electronic switch 14 is arranged to couple the output 11 to the input 10 via the signal path 12 during the transmission of the data bits corresponding to each line of the digital television signal. Between consecutive lines of the signal, the switch 14 is actuated to couple the output 11 to the accumulator 17, so that the value provided at the output of the latte is inserted in the composite signal as an error chec code.
  • This code is generated by summing for every byt in the line a function that is provided by the functiono generator 15 and is the sum of every bit in the byte multi plied by the position of that bit in the line.
  • the firs byte contains bits 1 to 8, the second 9 to 16 and so on The summing is performed by the adder 16 and accumulato 17. In general the code value provided by the accumulato 17 will occupy about four bytes in the data stream.
  • his circuit comprises an input 2 arranged to receive the picture image information rea from a store, for example in the manner described above this input being coupled respectively to the input o an error check code generating circuit equivalent to tha of Fig. 1, to the input of a latch 21 arranged to be actu ated to receive and retain each error check code rea from the store, and to the input of a delay circuit 2 for delaying the signal by the equivalent of one lin of the television signal.
  • the output of the delay circui 22 is coupled via a restoring circuit 23 to an outpu 24.
  • a subtracting circuit 25 is arranged to actuate th restoring circuit 23 in accordance with the relationshi between the signals from the outputs of the accumulato 17 of the error check code regeneration circuit and th output of the latch 21.
  • the data is correct, if not the absolute value of the difference is the bit number of the bit in error and the sign indicates the direction of the error. This number is passed to the restorer 23 which returns the faulty bit to its correct state.
  • a counter 26 may be provided to record how often the restorer operates and can thus be used to measure the error rate of the store.

Abstract

Deterioration of the image as a result of failure of individual memory cells is avoided by storing, together with the data relating to each line of the image field, a code value computed as a function of the value of each data bit in the line and the position of each bit in the line. A picture signal stored in this way may be reproduced by transmitting each line signal to a function generator (15), adder (16) and accumulator (17) in order to re-compute a code value by the same function utilized during the storage of the signal, and applying the stored code value to a latch (21). The outputs of the accumulator (17) and latch (21) are applied to a subtracting circuit (25) and when the latter produces any output signal other than zero, the value of such signal will indicate both the position of any single faulty bit, and the direction in which the stored value is in error.

Description

Error-correction of stored television signals.
This invention concerns the storage of digital televisio signals in solid state random access memory chips.
A means for storing digital television signals in a soli state memory is described in co-pending Patent Applicatio No. filed concurrently her ith.
It is known that in the storage of digital data in a rando access solid state memory, deterioration of the stored data can occur as a result of failure of a memory cell to store the value of a data bit assigned thereto. Such failures may occur as a result of ambient atomic radiation which may cause a value stored in an individual cell to change in response to bombardment of the corresponding cell with an atomic particle. Normal levels of ambient radiation are such that errors of the kind described are infrequent, but when such an error occurs in a digital television image signal, the result can be a visible blemish in a reproduced picture image.
Accordingly it is an object of the present invention to provide means for overcoming this disadvantage.
The invention provides a method of storing a digital tele- vision picture image in a solid-state store, wherein a code is generated from the data contained in each line of the video raster, and a corresponding code value is stored in association with the data relating to each line of the picture signal, the code value being derived from the stored data in such a manner that an error occurring in any bit of the data relating to a given line, following storage thereof, can be detected by re-computing a code value from data retrieved from the store in relation to said line, and comparing the re-computed code value with that originally stored in relation to the same line. By providing that the algorithm utilised in computing the code value will provide not only an indication of an error, but also the location of the bit containing the error, means may be provided for correcting the error in any such data bit before the picture signal is reproduced.
The invention is illustrated by way of example in the accompanying drawings, in which:
Figure 1 is a block circuit diagram of a circuit for error check code generation, and
Figure 2 is a similar view of a circuit for error correct¬ ion.
Referring to the drawings, the circuit of Fig. 1 includes an input 10 for receiving a sampled digital television picture signal and an output 11 for providing to a memory store a composite signal comprising the original picture signal and an accompanying error check code. The input 10 is coupled to the output 11 via two signal paths 12 and 13 that are optionally selectable via an electronic switch 14. the signal path 13 includes a function generator 15, an adder 16 and an accumulator 17, the latter receiving at its input the output of the adder 16 and providing at its output a signal coupled on the one hand to one side of the electronic switch 14 and on the other hand to an input of the adder 16, another input of which receives the output from the function generator 15. In the operation of the circuit of Fig. 1, the electronic switch 14 is arranged to couple the output 11 to the input 10 via the signal path 12 during the transmission of the data bits corresponding to each line of the digital television signal. Between consecutive lines of the signal, the switch 14 is actuated to couple the output 11 to the accumulator 17, so that the value provided at the output of the latte is inserted in the composite signal as an error chec code. This code is generated by summing for every byt in the line a function that is provided by the functio generator 15 and is the sum of every bit in the byte multi plied by the position of that bit in the line. The firs byte contains bits 1 to 8, the second 9 to 16 and so on The summing is performed by the adder 16 and accumulato 17. In general the code value provided by the accumulato 17 will occupy about four bytes in the data stream.
In the writing of picture information into a memory store two modes of operation are available, namely normal mod in which all of the picture data is written and long pla in which only alternate fields of the original pictur signal are written.
When picture image data including the code values provide by the circuit of Fig. 1 is read from the memory store • the error check codes are tested by a circuit as show in Fig. 2, prior to reproduction and/or re-recording o the picture signal. , his circuit comprises an input 2 arranged to receive the picture image information rea from a store, for example in the manner described above this input being coupled respectively to the input o an error check code generating circuit equivalent to tha of Fig. 1, to the input of a latch 21 arranged to be actu ated to receive and retain each error check code rea from the store, and to the input of a delay circuit 2 for delaying the signal by the equivalent of one lin of the television signal. The output of the delay circui 22 is coupled via a restoring circuit 23 to an outpu 24. A subtracting circuit 25 is arranged to actuate th restoring circuit 23 in accordance with the relationshi between the signals from the outputs of the accumulato 17 of the error check code regeneration circuit and th output of the latch 21. Thus, when data is read from the store it is first passed through the line store 22 which delays it while the error check code is tested. The error check code is regenerated and the value provided at the output of the accumulator 17 is subtracted from the error check code previously written into the data stream, by the subtractor 25, the code being held in the latch 21. If the result of the subtraction is zero then the data is correct, if not the absolute value of the difference is the bit number of the bit in error and the sign indicates the direction of the error. This number is passed to the restorer 23 which returns the faulty bit to its correct state. A counter 26 may be provided to record how often the restorer operates and can thus be used to measure the error rate of the store.

Claims

Claims :
1. A method of storing a digital television pictur image in a solid-state store, wherein a code is generate from the data contained in each line of the video raster, and a corresponding code value is stored in associatio with the data relating to each line of the picture signal, the code value being derived from the stored data in suc a manner that an error occurring in any bit of the dat relating to a given line, following storage thereof, ca be detected by re-computing a code value from data retrieve from the store in relation to said line, and comparin the re-computed code value with that originally store in relation to the same line.
2. A method as claimed in Claim 1, wherein the sai code value is derived by summing, for each byte of dat in each line of the picture signal, the value of eac bit multiplied by the position of that bit in the line.
3. A method of checking data stored by the method as claimed in 'Claim 2, wherein a re-computed code value is derived from each line of stored data by summing, for each byte of data in each line of the picture signal, the value of each bit multiplied by the position of that bit in the line, and said re-computed code value is sub- tracted from the stored code value whereby any difference between said values provides an indication of the position in the line of a data error, and the sign of any such difference indicates the direction of the error.
4. A device for use in storing a digital television image signal, comprising a signal input, a first signal path coupled to said input and containing means for deriv¬ ing, from data corresponding to each line of the video raster, a code value that is a function of the value of each data bit and the position of each said bit in the line, and an accumulator for storing said code value, a changeover switching means having a first input coupled to the output of said first signal path, a second input coupled directly to said signal input via a second signal path and an output coupled to a data store, and means for actuating said changeover switching means at the line repetition rate of said image signal whereby during receipt at said signal input of the data bits corresponding to each line of the image signal said signal image is connected to said data store via said second signal path and to said accumulator via said first signal path, whilst between consecutive lines of the image signal said accumulator is connected to said data store to insert said code value into the data stream.
5. A device as claimed in Claim 4, wherein said means for deriving said code value comprises a function generator for providing, for each byte of a signal corresponding to an image line, a value corresponding to the sum of the products, for each bit of the byte, of the value of that bit multiplied by the position of that bit in the line, and an adder having a first input coupled to the output of said function generator a second input coupled to the output of said accumulator and an output coupled to the input of said accumulator.
6. A device as claimed in Claims 4 or 5, further comprising, for retrieving an image signal stored in said data store, a decoding device comprising a first signal path equivalent to the said first signal path of the storing device and arranged to receive from the data store, and to re-encode, each line signal, a second signal path containing a latch arranged to receive from the data store the code value associated with each line signal, and a comparator coupled to the outputs of said signal paths.
7. A device a claimed in Claim 6 when appended Claim 5, wherein said comparator comprises a subtracti circuit arranged to subtract the code value provided one signal path from that provided by the other.
8. A device as claimed in Claim 7, wherein said deco ing device further comprises a third signal path comprisi a delay line providing a delay corresponding to one li of the image signal, and a restoring circuit coupled the output of said delay line, said restoring circu having a control input coupled to the output of said su tracting circuit and being arranged to alter the val of an individual bit of a line signal determined by t value at the output of said subtracting circuit.
9. A device as claimed in Claim 8 including a counte for counting the number of operations of said restori circuit.
PCT/GB1987/000922 1986-12-30 1987-12-30 Error-correction of stored television signals WO1988005245A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE8888900465T DE3782947T2 (en) 1986-12-30 1987-12-30 ERROR CORRECTION OF DIGITAL, STORED TELEVISION SIGNALS.

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB868631027A GB8631027D0 (en) 1986-12-30 1986-12-30 Recording editing & moving television pictures
GB8631027 1986-12-30
GB8713018 1987-06-03
GB878713018A GB8713018D0 (en) 1986-12-30 1987-06-03 Recording editing moving television pictures

Publications (1)

Publication Number Publication Date
WO1988005245A1 true WO1988005245A1 (en) 1988-07-14

Family

ID=26291748

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/GB1987/000923 WO1988005244A1 (en) 1986-12-30 1987-12-30 Improvements in and relating to the recording and editing of moving television pictures
PCT/GB1987/000922 WO1988005245A1 (en) 1986-12-30 1987-12-30 Error-correction of stored television signals

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/GB1987/000923 WO1988005244A1 (en) 1986-12-30 1987-12-30 Improvements in and relating to the recording and editing of moving television pictures

Country Status (5)

Country Link
US (2) US5153726A (en)
EP (2) EP0338009B1 (en)
DE (3) DE338009T1 (en)
GB (2) GB8631027D0 (en)
WO (2) WO1988005244A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592599A (en) * 1991-12-18 1997-01-07 Ampex Corporation Video special effects system with graphical operator interface

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69031023T2 (en) * 1989-10-20 1997-10-30 Sony Corp Arrangement for recording a video signal with high resolution
US5140436A (en) * 1989-11-02 1992-08-18 Eastman Kodak Company Pre-event/post-event recording in a solid state fast frame recorder
US5034811A (en) * 1990-04-04 1991-07-23 Eastman Kodak Company Video trigger in a solid state motion analysis system
CA2055554C (en) * 1990-12-11 1998-04-14 John Monroe Dinwiddie, Jr. Multimedia system
AU2010192A (en) * 1991-05-21 1992-12-30 Videotelecom Corp. A multiple medium message recording system
CA2125788A1 (en) * 1991-12-13 1993-06-24 Eric Charles Peters Buffer and frame indexing
JP3420257B2 (en) * 1992-03-12 2003-06-23 キヤノン株式会社 Playback device
KR0165244B1 (en) * 1992-08-31 1999-03-20 윤종용 Image memory system for video printer
KR960010497B1 (en) * 1992-09-07 1996-08-01 엘지전자 주식회사 Video signal motion-compensation circuit
US5508732A (en) * 1993-03-22 1996-04-16 International Business Machines Corporation Data server, control server and gateway architecture system and method for broadcasting digital video on demand
US5442390A (en) * 1993-07-07 1995-08-15 Digital Equipment Corporation Video on demand with memory accessing and or like functions
JPH07130150A (en) * 1993-10-29 1995-05-19 Ricoh Co Ltd Information equipment
CA2134370A1 (en) * 1993-11-04 1995-05-05 Robert J. Gove Video data formatter for a digital television system
US5465120A (en) * 1994-02-07 1995-11-07 The Grass Valley Group, Inc. Spiral buffer for non-linear editing
US5596376A (en) * 1995-02-16 1997-01-21 C-Cube Microsystems, Inc. Structure and method for a multistandard video encoder including an addressing scheme supporting two banks of memory
US5585863A (en) * 1995-04-07 1996-12-17 Eastman Kodak Company Memory organizing and addressing method for digital video images
EP1646049A3 (en) * 1995-04-21 2010-01-06 Imedia Corporation An in-home digital video unit with combined archival storage and high-access storage
US5889915A (en) * 1997-08-07 1999-03-30 Hewton; Alfred F. Digital storage device for a television
US5963222A (en) * 1997-10-27 1999-10-05 International Business Machines Corporation Multi-format reduced memory MPEG decoder with hybrid memory address generation
US6173071B1 (en) * 1997-12-16 2001-01-09 Harold Wasserman Apparatus and method for processing video data in automatic optical inspection
US7272298B1 (en) 1998-05-06 2007-09-18 Burst.Com, Inc. System and method for time-shifted program viewing
US7558472B2 (en) 2000-08-22 2009-07-07 Tivo Inc. Multimedia signal processing system
US6233389B1 (en) 1998-07-30 2001-05-15 Tivo, Inc. Multimedia time warping system
US8380041B2 (en) 1998-07-30 2013-02-19 Tivo Inc. Transportable digital video recorder system
US8577205B2 (en) 1998-07-30 2013-11-05 Tivo Inc. Digital video recording system
GB2340288B (en) * 1998-07-31 2002-10-23 Sony Uk Ltd Digital video recording and replay
SG157410A1 (en) 2004-11-19 2009-12-29 Tivo Inc Method and apparatus for secure transfer and playback of multimedia content

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0039565A1 (en) * 1980-05-01 1981-11-11 Sony Corporation Methods of and apparatuses for processing binary data
EP0102782A2 (en) * 1982-08-20 1984-03-14 Sony Corporation Error correction in digital television signals
EP0135255A2 (en) * 1983-06-16 1985-03-27 Nippon Telegraph And Telephone Corporation Inter-frame encoding/decoding equipment provided with a system for detecting a transmission error
US4607290A (en) * 1983-06-10 1986-08-19 Kabushiki Kaisha Toshiba Image information filing apparatus
US4612640A (en) * 1984-02-21 1986-09-16 Seeq Technology, Inc. Error checking and correction circuitry for use with an electrically-programmable and electrically-erasable memory array

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1264980A (en) * 1968-03-29 1972-02-23
US4450538A (en) * 1978-12-23 1984-05-22 Tokyo Shibaura Denki Kabushiki Kaisha Address accessed memory device having parallel to serial conversion
FR2480545A1 (en) * 1980-04-10 1981-10-16 Micro Consultants Ltd DEVICE AND METHOD FOR PRINTING ANGULAR DISPLACEMENT TO A TELEVISION IMAGE
US4485402A (en) * 1980-10-17 1984-11-27 Micro Consultants Limited Video image processing system
US4541075A (en) * 1982-06-30 1985-09-10 International Business Machines Corporation Random access memory having a second input/output port
US4495623A (en) * 1982-09-02 1985-01-22 Discovision Associates Digital data storage in video format
GB2132393B (en) * 1982-12-17 1986-05-14 Sony Corp Methods and apparatus for correcting errors in binary data
GB2143659B (en) * 1983-07-19 1986-11-05 Sony Corp Methods of and apparatus for correcting errors in binary data
JPS60200287A (en) * 1984-03-24 1985-10-09 株式会社東芝 Memory unit
JPS61141056A (en) * 1984-12-14 1986-06-28 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Intermittent error detection for volatile memory
DE3588156T2 (en) * 1985-01-22 1998-01-08 Texas Instruments Inc Semiconductor memory with serial access
US4710934A (en) * 1985-11-08 1987-12-01 Texas Instruments Incorporated Random access memory with error correction capability
US4802170A (en) * 1987-04-29 1989-01-31 Matrox Electronics Systems Limited Error disbursing format for digital information and method for organizing same
GB2206984B (en) * 1987-07-14 1992-01-15 Sony Corp Methods of and apparatus for storing digital video signals
JPH01226057A (en) * 1988-03-07 1989-09-08 Toshiba Corp Method for detecting data error
US4979174A (en) * 1988-12-29 1990-12-18 At&T Bell Laboratories Error correction and detection apparatus and method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0039565A1 (en) * 1980-05-01 1981-11-11 Sony Corporation Methods of and apparatuses for processing binary data
EP0102782A2 (en) * 1982-08-20 1984-03-14 Sony Corporation Error correction in digital television signals
US4607290A (en) * 1983-06-10 1986-08-19 Kabushiki Kaisha Toshiba Image information filing apparatus
EP0135255A2 (en) * 1983-06-16 1985-03-27 Nippon Telegraph And Telephone Corporation Inter-frame encoding/decoding equipment provided with a system for detecting a transmission error
US4612640A (en) * 1984-02-21 1986-09-16 Seeq Technology, Inc. Error checking and correction circuitry for use with an electrically-programmable and electrically-erasable memory array

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5592599A (en) * 1991-12-18 1997-01-07 Ampex Corporation Video special effects system with graphical operator interface

Also Published As

Publication number Publication date
EP0339038A1 (en) 1989-11-02
DE338009T1 (en) 1991-09-05
WO1988005244A1 (en) 1988-07-14
GB8713018D0 (en) 1987-07-08
DE3782947D1 (en) 1993-01-14
DE3782947T2 (en) 1993-04-08
US5153726A (en) 1992-10-06
EP0338009A1 (en) 1989-10-25
US5067133A (en) 1991-11-19
EP0338009B1 (en) 1992-12-16
EP0339038B1 (en) 1992-12-02
DE3783139T2 (en) 1993-04-22
GB8631027D0 (en) 1987-02-04
DE3783139D1 (en) 1993-01-28

Similar Documents

Publication Publication Date Title
US5067133A (en) Error-correction of stored television signals
US4216460A (en) Transmission and/or recording of digital signals
US4495623A (en) Digital data storage in video format
EP0385317B1 (en) Signal processing device
US5714952A (en) Digital signal decoding apparatus
US4467373A (en) Storage and retrieval of digital data on video tape recorders
EP0061288B1 (en) Digital television signal processing
US4791641A (en) Parallel processor error checking
US4577237A (en) Error correction in digital television signals
EP0587324B1 (en) Data formatting apparatus
EP0101218A2 (en) Methods of correcting errors in binary data
JPS6133417B2 (en)
US4451919A (en) Digital signal processor for use in recording and/or reproducing equipment
US5003541A (en) Method and circuit for semiconductor memory processing of video signals with Reed-Solomon error detection
WO2004075057A1 (en) A method and apparatus for detecting and concealing data errors in stored digital data
GB2029665A (en) Electronic still picture storage system
US20030051150A1 (en) Method for encrypting multimedia data
US20010010084A1 (en) Memory fault diagnosis and data restoration method, and memory apparatus using the same
EP0624978B1 (en) Apparatus for recording and playing back digital data
US5781564A (en) Method and apparatus for detecting and concealing data errors in stored digital data
EP0602896A2 (en) Digital video cassette recorder
US5644582A (en) Conversion arrangement for a magnetic recording/reproducing apparatus of the D-type
KR20000068786A (en) A transient datastream-processing buffer memory organization with software management adapted for multilevel housekeeping
EP0671739A2 (en) Conversion arrangement for a magnetic recording/reproducing apparatus of the D type
JP3500039B2 (en) Digital video signal processor

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1988900465

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1988900465

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1988900465

Country of ref document: EP