WO1988003291A2 - Programmable logic array - Google Patents
Programmable logic array Download PDFInfo
- Publication number
- WO1988003291A2 WO1988003291A2 PCT/US1987/002875 US8702875W WO8803291A2 WO 1988003291 A2 WO1988003291 A2 WO 1988003291A2 US 8702875 W US8702875 W US 8702875W WO 8803291 A2 WO8803291 A2 WO 8803291A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- test
- lines
- pla
- output
- array
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318516—Test of programmable logic devices [PLDs]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/27—Built-in tests
Definitions
- This invention relates to built-in self-test programmable logic arrays. Accordingly, it is a general object of this invention to provide new and improved arrays of such character.
- PLAs with feedback paths are used to implement the control logic for each generalized finite state machine, as reported by C.P. Rosebrugh and J.H. Vellenga, "Circuit Synthesis for the Silc Silicon Compiler", IEEE 1985 Custom Integrated Circuits Conference, pp. 384-388, May 1985.
- the PLA approach for LSI/VLSI also simplifies the testing problem.
- BIST PLAs built-in self-test programmable logic arrays
- test patterns used to test the PLA should be simple, that only a mere modification or augmentation of an existing circuit would serve as a test pattern generator in a testing mode. That is, the overhead for test logic should be kept as small as possible. The size of test patterns should be small so that the test pattern can be quickly generated. An output response should be compressible into a small number of bits.
- the technique used for data compression should have several attributes. It must be simple enough for implementation as part of a BIST scheme to reduce overhead. It must be fast enough to remove it as a limiting factor in testing-time. It must not lose the error information contained in the output response stream of a faulty PLA. Following, four prior art EIST PLA designs are discussed. The advantage and disadvantage of each design in terms of hardware overhead, numbers of test patterns, and delay per test applications are also discussed.
- a PLA 10 consists of an AND plane 11 and an OR plane 12, as shown in Fig. 1.
- the inputs 13-13 that are trapped during phase 2 in the decoders 14 are run vertically through the AND plane 11.
- the outputs 16-16 of the AND plane 11, called the product lines, are oriented at right angles to the inputs 13-13 and run horizontally through the OR plane 12.
- Outputs 17-17 of the OR plane 12 then run vertically and are sent out during phase 1.
- the planes 11, 12 can be realized as NOR arrays in dynamic CMOS technology suggested by C.F. Rosebrugh,
- an augmented decoder functions as a normal single-bit decoder. With certain conditions, the augmented decoder functions as a test pattern generator for the testing of the AND plane.
- a NOR gate output, together with a parity checker are used for test evaluation when the AND plane is under test.
- a test pattern generator generates the test sequence for the OR plane under certain conditions.
- Two parity checkers are used for test response evaluations when the OR plane is under test.
- This prior art system covers any single fault in the naked PLA, or the test logic, that is of the following types: 1. Short between two adjacent lines.
- the number of test patterns therein is (2m+P+2), where M is the number of inputs and P is the number of product lines.
- the overhead for a typical large size PLA with 32 inputs, 18 feedback paths, 190 product lines and 49 outputs is 20%.
- each exclusive-OR gate is assumed to have two gate delays. It may take time to count the parities of product lines and outputs because of long cascaded exclusive-OR gates. For instance, a parity checker on P product lines of a PLA results in a test delay of 2P units.
- the delay per test application thus, is a shortcoming of this scheme.
- Treuer, Fujiwara, and Agarwal proposed a similar scheme, supra, in which they trade the number of test patterns to one parity checker. That is, they delete one parity checker of product lines and increase the number of test patterns to (2KP+2M+1).
- the shortcoming in delay per test remains.
- the overhead is slightly less than the Hua et al. scheme; 15% overhead has been reported for the same example.
- An M-bit LFSR generates exhaustive pseudorandom test patterns.
- Two parallel input LFSRs compress the resulting values on the true bit lines and the complemented bit lines, respectively.
- another parallel input LFSR compresses the output response on the lines..
- the LFSR at the input lines is run through its maximal length of 2 M -1.
- this scheme is only applicable for PLAs with a small number of input lines in terms of the number of test patterns.
- the overhead of this scheme becomes very large unless the number of product lines is very large compared to the number of input lines.
- the overhead and the number of test patterns are disappointing in this scheme.
- the delay per test is better than the two previous schemes, since signature analysis instead of parity checking is used.
- Another object of this invention is to provide for a new and improved built-in self-test programmable logic array in which each cross-point in the AND-plane can be sequentially evaluated.
- Still another object of this invention is to provide for a new and improved built-in self-test programmable logic array which is inexpensive and high in performance.
- a programmable logic array having built-in self-testing capability is capable of operating in a normal mode and a test mode. It includes an array of input lines coupled with decoding circuits. The decoding circuits are coupled, via bit lines, with an AND array that is coupled via product lines with an OR array. The OR array is provided with output lines in which the aggregate of signals thereacross at an instant of time is an output signature.
- Control signal receiver means receive a plurality of control signals from an external source. The control signals include a normal mode signal, a test mode signal, and a clock signal.
- Bit-line test-pattern generation means are coupled with the bit lines and the control signal receiver means, and responsive to the control signals, for generating a first predetermined sequence of test patterns across the bit lines, when in the test mode, in synchronization with the clock signal.
- Product-line test-pattern generation means are coupled with the product lines and the control signal receiver means, and responsive to the control signals, for generating a second predetermined sequence of test patterns across the product lines when in the test mode in synchronization with the clock signal.
- Multiple output signature compression means are coupled with the output lines and the control signal receiver means and responsive to the control signals, for compressing the sequence of output signatures occurring in the test mode into a single-bit test result and for passing through unaltered any output signature occurring in the normal mode.
- the multiple output signature compression means has X Q +1 as its characteristic polynomial, where Q is the number of the output lines and X is a dummy variable.
- the multiple output signature compression means are so coupled for transmitting the single-bit test result to an external receiver.
- At least one programmable logic array output line is coupled with the multiple output signature compression means.
- FIG. 1 is a block diagram of a programmable logic array of the prior art
- FIG. 2 is a block diagram of a built-in self-test programmable logic array in accordance with one embodiment of the invention
- FIG. 3A is a block diagram of a controller, useful in accordance with an aspect of the invention
- FIG. 3B is a logic diagram of the controller shown in Fig. 3A;
- FIG. 4A is a block diagram of an augmented decoder, useful in accordance with some aspect of the invention.
- FIG. 4B is a logic diagram of the augmented decoder shown in Fig. 4A;
- FIG. 5A is a block diagram of a product line selector, useful in accordance with another aspect of the invention.
- FIG. 5B is a logic diagram of the product line selector shown in Fig. 5A;
- FIG. 6A is a block diagram of a multiple input signature register;
- FIG. 6B is a logic diagram of the multiple input signature register shown in Fig. 6A.
- a built-in self-test programmable logic array 20 is depicted in Fig. 2.
- An extra input, one or two extra product lines and an extra output are added to the AND and OR arrays, 21, 22 respectively (darker lines).
- the devices 23-23 on the extra input are arranged so that each of the rows 24-24 (product lines) of the AND plane
- the 21 has an odd number of devices. Either no device or one device on the uncomplement bit lines of the extra input is added. In other words, the devices 23-23 are put only on the uncomplement bit line of the extra input if necessary. In this manner, the extra input can be set to 0 in the normal operation.
- the first extra product line is pulled down by product line selector 26 (PS) in normal operation.
- PS product line selector 26
- the devices 23-23 on the first extra product line are arranged so as to cause each of the bit lines of the AND array 21 to have an odd number of devices, and each output in the OR plane has an odd number of devices 23-23. The only exception is that there is no device on the complement bit line of the extra input.
- Another second extra product line should be added when there are a totally odd number of product lines in the original PLAs. That is, it is desired to have BIST PLAs with an odd number of product lines.
- the devices 23-23 on this second extra product line are arranged such that there is solely one device 23 on the intersection of this second extra product line and the uncomplement bit line of the extra input in the AND array 21, and there is solely one device 23 on the intersection of this extra product line and the extra output in the OR array 20.
- the devices on the extra output are arranged so as to cause each of the rows 25-25 of the OR plane 22 to have an odd number of devices 27-27.
- Two NOR gates E1 and E2 are added to detect bridging faults between two adjacent bit lines and product lines.
- the NOR gate E1 has devices 23-23 on every bit line.
- the NOR gate E2 has devices 27-27 on every other product line.
- a local controller is shown in block and logic form in Figs. 3A and 3B, respectively.
- Four signals communicate between the local controller and the chip test controller.
- the augmented decoder 28 and product line selector 26 serve as the test pattern generator and multiple input signature register 29 (MISR) as the signature analyzer.
- the block diagrams and logic diagrams of an augmented decoder 28 AD, a product line decoder 26 PS and a slightly modified multiple input signature register 29 (MISR) are shown in Figs. 4A, 4B, 5A, 53, 6A and 6B, respectively.
- each product line can be selected by one state of the counter or linear feedback shift register.
- Konemann, B., Mucha, J., and Zwiehoff, G., "Built-in Logic Block Observation Techniques", 1979 International Test Conference, Cherry Hill, NJ, October 1979, pp. 37-41 this PS design is cost-effective because there is no interconnection problem between the very compact PLA cells and the PS.
- augmented decoder a multiplexing scheme is used such that two bit lines share one stage of shift register in testing mode.
- the original input decoders, implemented by using precharged dynamic CMOS technology consist of 13 transistors and are much larger than those implemented by using NMOS technology.
- Each augmented decoder 28 consists of 21 transistors. It is much easier to design the augmented decoders 28 to align perfectly with the PLA cells because of the original large sized input decoders.
- the overhead of augmented decoders in dynamic CMOS implementation is, thus, relatively smaller than in NMOS implementation.
- a parity counter compresses the final signature into only ONE bit which should be 1 when the circuit is fault free.
- MISR MISR
- test pattern for evaluating the cross-point between the ith bit lines and jth product line as t i,j . Then the test sequence will be t 1, 1 t 3.1 ... ' t 2m-1,1 t 2.1 ... t 2m, 1 t 1,2 t 3,2 ... t 2m,2 ... t 2 m,p .
- the order looks strange because of the multiplexing scheme.
- the number of test patterns generated under this approach is thus 2MP.
- the designs and functions of the augmented decoder and the product line selector which serve as the test pattern generator are simpler than those of the prior art.
- the simplest form of MISR which uses X Q +1 as its characteristic polynomial and the parity checker have the same number of exclusive - OR gates for the same number of outputs. It is noted that a stuck-open fault problem does not exist in dynamic CMOS technology, as that in conventional CMOS technology.
- the fault detection capability of this invention is analyzed, employing scuck-at fault, bridging fault, and contact fault model, and is shown in the next section.
- This transformation of a bit pattern into a polynomial is for convenience, and permits a mathematical manipulation of the bit streams in polynomial form.
- Polynomial arithmetic is performed module 2, according to the rules of algebraic field theory, in which there are no carries for addition or borrows for subtraction. Both addition and subtraction are identical to exclusive OR.
- the PLA has Q outputs.
- P i (X) be the (Q-1)th degree polynomial representing the test response on the Q outputs of the PLA during test cycle i.
- S i (X) be the polynomial defining the cumulative state of the Q outputs of the MISR during test cycle i. Then, the next state of the MISR (after test cycle i) is:
- E i (X) be the error polynomial indicating the incorrect outputs of the PLA during test cycle i.
- G(X) ((X W-1 R 1 (X)+X W-2 R 2 (X)+...+X Rw-1 (X)+R (X)) mod G(X) +(X W-1 E 1 (X)+X W-2 E 2 (X)+...+XE w-1 (X) +E w (X)) mod
- aliasing an erroneous sequence from a faulty circuit maps into the good signature.
- a good testing scheme should make the possibility of aliasing as small as possible, including zero.
- E(x) will have an odd number of terms. Similarly, if there is an extra device d(i,j), then this fault will cause an odd number of (0-1) transition at output i.
- E(X) has an odd number of terms.Q.E.D.
- the stuck-at fault of the last bit line will not be detected because, both no device is located there, and is otherwise unused.
- Theorem 2 All the single contact faults and stuck-at faults can be detected by using this scheme.
- Theorem 4 Any short faults between two adjacent product lines can be detected by NOR gates E2 combined with a parity counter.
- Short faults between two adjacent bit lines can be detected by the NOR gate El.
- Short faults between two adjacent product lines can be detected by NOR gate E2 combined with a parity counter as discussed in Theorem 4.
- Short faults between two adjacent output lines are not100% detectable.
- the final signature can be shifted, rather than compressing the final signature into only one bit.
- Deterministic test pattern generators which are an augmentation of the existing circuits are used to generate test patterns and the simplest multiple inputs signature registers are used to compact the test results. The final signature can be further compressed into only ONE bit. It is shown that all the single stuck-at and contact faults can be detected.
- Built-in self-test programmable logic arrays use a deterministic test pattern generator to generate test patterns su that each cross point in an AND-plane can be evaluated sequentially.
- a multiple input signature register which uses X Q 1 as its characteristics polynomial is used to evaluate the test results, where Q is the number of outputs.
- the final signatu can be further compressed into only ONE bit.
- the fault detection capability has been analyzed using both the stuck at fault and the contact fault model. It can shown that all of these faults can be detected. Shorts between two adjacent lines can be detected by using NOR gates.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/923,984 US4768196A (en) | 1986-10-28 | 1986-10-28 | Programmable logic array |
US923,984 | 1986-10-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1988003291A2 true WO1988003291A2 (en) | 1988-05-05 |
WO1988003291A3 WO1988003291A3 (en) | 1988-06-02 |
Family
ID=25449551
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1987/002875 WO1988003291A2 (en) | 1986-10-28 | 1987-10-28 | Programmable logic array |
Country Status (5)
Country | Link |
---|---|
US (1) | US4768196A (en) |
EP (1) | EP0329702A1 (en) |
JP (1) | JPH02501879A (en) |
CA (1) | CA1273062A (en) |
WO (1) | WO1988003291A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0350888A2 (en) * | 1988-07-12 | 1990-01-17 | Kabushiki Kaisha Toshiba | Signature compression circuit |
US5184067A (en) * | 1988-07-12 | 1993-02-02 | Kabushiki Kaisha Toshiba | Signature compression circuit |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4763020B1 (en) * | 1985-09-06 | 1997-07-08 | Ricoh Kk | Programmable logic device having plural programmable function cells |
US5309091A (en) * | 1986-09-19 | 1994-05-03 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5367208A (en) | 1986-09-19 | 1994-11-22 | Actel Corporation | Reconfigurable programmable interconnect architecture |
US5365165A (en) * | 1986-09-19 | 1994-11-15 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5083083A (en) * | 1986-09-19 | 1992-01-21 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5341092A (en) * | 1986-09-19 | 1994-08-23 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5452231A (en) * | 1988-10-05 | 1995-09-19 | Quickturn Design Systems, Inc. | Hierarchically connected reconfigurable logic assembly |
DE68929518T2 (en) * | 1988-10-05 | 2005-06-09 | Quickturn Design Systems, Inc., Mountain View | A method of using an electronically reconfigurable gate array logic and apparatus manufactured thereby |
US5109353A (en) | 1988-12-02 | 1992-04-28 | Quickturn Systems, Incorporated | Apparatus for emulation of electronic hardware system |
US5329470A (en) * | 1988-12-02 | 1994-07-12 | Quickturn Systems, Inc. | Reconfigurable hardware emulation system |
US5353243A (en) * | 1989-05-31 | 1994-10-04 | Synopsys Inc. | Hardware modeling system and method of use |
US5369593A (en) * | 1989-05-31 | 1994-11-29 | Synopsys Inc. | System for and method of connecting a hardware modeling element to a hardware modeling system |
US4918378A (en) * | 1989-06-12 | 1990-04-17 | Unisys Corporation | Method and circuitry for enabling internal test operations in a VLSI chip |
US5168499A (en) * | 1990-05-02 | 1992-12-01 | California Institute Of Technology | Fault detection and bypass in a sequence information signal processor |
US5293123A (en) * | 1990-10-19 | 1994-03-08 | Tandem Computers Incorporated | Pseudo-Random scan test apparatus |
US5528600A (en) * | 1991-01-28 | 1996-06-18 | Actel Corporation | Testability circuits for logic arrays |
US5230000A (en) * | 1991-04-25 | 1993-07-20 | At&T Bell Laboratories | Built-in self-test (bist) circuit |
JP3129761B2 (en) * | 1991-05-02 | 2001-01-31 | 株式会社東芝 | PLA test facilitation circuit |
US5475694A (en) * | 1993-01-19 | 1995-12-12 | The University Of British Columbia | Fuzzy multiple signature compaction scheme for built-in self-testing of large scale digital integrated circuits |
US5488612A (en) * | 1993-10-04 | 1996-01-30 | International Business Machines, Corporation | Method and apparatus for field testing field programmable logic arrays |
US5680583A (en) * | 1994-02-16 | 1997-10-21 | Arkos Design, Inc. | Method and apparatus for a trace buffer in an emulation system |
US5777489A (en) | 1995-10-13 | 1998-07-07 | Mentor Graphics Corporation | Field programmable gate array with integrated debugging facilities |
US5841967A (en) * | 1996-10-17 | 1998-11-24 | Quickturn Design Systems, Inc. | Method and apparatus for design verification using emulation and simulation |
US5793687A (en) * | 1996-12-03 | 1998-08-11 | Mitsubishi Semiconductor America, Inc. | Micro ROM testing system using micro ROM timing circuitry for testing operations |
WO1998043361A2 (en) * | 1997-03-21 | 1998-10-01 | Koninklijke Philips Electronics N.V. | Iddq testable programmable logic array and a method for testing such a circuit |
KR100516547B1 (en) * | 1997-03-21 | 2005-12-09 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | IDDQ testable programmable logical ladles and how to test them |
TW384474B (en) * | 1997-03-21 | 2000-03-11 | Koninkl Philips Electronics Nv | IDDQ testable programmable logic arrays |
US5954830A (en) * | 1997-04-08 | 1999-09-21 | International Business Machines Corporation | Method and apparatus for achieving higher performance data compression in ABIST testing by reducing the number of data outputs |
US6009256A (en) * | 1997-05-02 | 1999-12-28 | Axis Systems, Inc. | Simulation/emulation system and method |
US6026230A (en) * | 1997-05-02 | 2000-02-15 | Axis Systems, Inc. | Memory simulation system and method |
US6321366B1 (en) | 1997-05-02 | 2001-11-20 | Axis Systems, Inc. | Timing-insensitive glitch-free logic system and method |
US6389379B1 (en) | 1997-05-02 | 2002-05-14 | Axis Systems, Inc. | Converification system and method |
US6421251B1 (en) | 1997-05-02 | 2002-07-16 | Axis Systems Inc | Array board interconnect system and method |
US6134516A (en) * | 1997-05-02 | 2000-10-17 | Axis Systems, Inc. | Simulation server system and method |
US5991529A (en) * | 1997-05-16 | 1999-11-23 | Sony Corporation | Testing of hardware by using a hardware system environment that mimics a virtual system environment |
US5960191A (en) * | 1997-05-30 | 1999-09-28 | Quickturn Design Systems, Inc. | Emulation system with time-multiplexed interconnect |
US5970240A (en) * | 1997-06-25 | 1999-10-19 | Quickturn Design Systems, Inc. | Method and apparatus for configurable memory emulation |
US9092595B2 (en) | 1997-10-08 | 2015-07-28 | Pact Xpp Technologies Ag | Multiprocessor having associated RAM units |
AU5805300A (en) | 1999-06-10 | 2001-01-02 | Pact Informationstechnologie Gmbh | Sequence partitioning in cell structures |
US6874110B1 (en) * | 2000-05-11 | 2005-03-29 | Stretch, Inc. | Apparatus and method for self testing programmable logic arrays |
US9552047B2 (en) | 2001-03-05 | 2017-01-24 | Pact Xpp Technologies Ag | Multiprocessor having runtime adjustable clock and clock dependent power supply |
US7444531B2 (en) | 2001-03-05 | 2008-10-28 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
US9250908B2 (en) | 2001-03-05 | 2016-02-02 | Pact Xpp Technologies Ag | Multi-processor bus and cache interconnection system |
US9436631B2 (en) | 2001-03-05 | 2016-09-06 | Pact Xpp Technologies Ag | Chip including memory element storing higher level memory data on a page by page basis |
US9141390B2 (en) | 2001-03-05 | 2015-09-22 | Pact Xpp Technologies Ag | Method of processing data with an array of data processors according to application ID |
US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
US10031733B2 (en) | 2001-06-20 | 2018-07-24 | Scientia Sol Mentis Ag | Method for processing data |
US9170812B2 (en) | 2002-03-21 | 2015-10-27 | Pact Xpp Technologies Ag | Data processing system having integrated pipelined array data processor |
AU2003289844A1 (en) | 2002-09-06 | 2004-05-13 | Pact Xpp Technologies Ag | Reconfigurable sequencer structure |
US20090144595A1 (en) * | 2007-11-30 | 2009-06-04 | Mathstar, Inc. | Built-in self-testing (bist) of field programmable object arrays |
CN103777136B (en) * | 2012-10-24 | 2016-06-08 | 中国科学院微电子研究所 | Configuration method of field programmable gate array |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4291386A (en) * | 1978-11-30 | 1981-09-22 | Sperry Corporation | Pseudorandom number generator |
FR2451672A1 (en) * | 1979-03-15 | 1980-10-10 | Nippon Electric Co | INTEGRATED LOGIC CIRCUIT FOR TEST EXECUTION |
DE2951946A1 (en) * | 1979-12-22 | 1981-07-02 | Ibm Deutschland Gmbh, 7000 Stuttgart | ERROR DETECTION AND CORRECTION DEVICE FOR A LOGICAL ARRANGEMENT |
US4498172A (en) * | 1982-07-26 | 1985-02-05 | General Electric Company | System for polynomial division self-testing of digital networks |
US4503387A (en) * | 1982-12-30 | 1985-03-05 | Harris Corporation | A.C. Testing of logic arrays |
US4597080A (en) * | 1983-11-14 | 1986-06-24 | Texas Instruments Incorporated | Architecture and method for testing VLSI processors |
-
1986
- 1986-10-28 US US06/923,984 patent/US4768196A/en not_active Expired - Fee Related
-
1987
- 1987-10-27 CA CA000550352A patent/CA1273062A/en not_active Expired
- 1987-10-28 JP JP62507050A patent/JPH02501879A/en active Pending
- 1987-10-28 EP EP87907572A patent/EP0329702A1/en not_active Withdrawn
- 1987-10-28 WO PCT/US1987/002875 patent/WO1988003291A2/en not_active Application Discontinuation
Non-Patent Citations (5)
Title |
---|
IEEE Transactions on Computers, volume C-29, no. 6, June 1980, IEEE, (New York, US), J.E. Smith: "Correspondence - Measures of the effectiveness of fault signature analysis", pages 510-514 * |
Integration to VLSI Journal, volume 1, no. 1, April 1983, North-Holland, (Amsterdam, NL), G. Grassl et al.: "A functionindependent self-test for large programmable logic arrays", pages 71-80 see the whole document * |
Proceedings of the IEEE 1985 Custom Integrated Circuits Conference, Portland, Oregon, 20-23 May 1985, IEEE, (US), P. Varma et al.: "On-chip testing of embedded PLAs", pages 306-310 see the whole document * |
Proceedings of the IEEE, volume 74, no. 5, May 1986, IEEE, (New York, US), F. Somenzi et al.: "Fault detection in programmable logic arrays", pages 655-668 see page 662, right-hand column, line 1 - page 668; figures 16-25 * |
The 14th International Conference on Fault-Tolerant Computing, Digest of Papers, Kissimmee, Florida, 20-22 June 1984, IEEE, (US), K.A. Hua et al.: "Built-in tests for VLSI finite-state machines", pages 292-297 see page 293, left-hand column, line 25 - right-hand column, line 35; figure 2 cited in the application * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0350888A2 (en) * | 1988-07-12 | 1990-01-17 | Kabushiki Kaisha Toshiba | Signature compression circuit |
EP0350888A3 (en) * | 1988-07-12 | 1991-08-21 | Kabushiki Kaisha Toshiba | Signature compression circuit |
US5184067A (en) * | 1988-07-12 | 1993-02-02 | Kabushiki Kaisha Toshiba | Signature compression circuit |
Also Published As
Publication number | Publication date |
---|---|
WO1988003291A3 (en) | 1988-06-02 |
EP0329702A1 (en) | 1989-08-30 |
US4768196A (en) | 1988-08-30 |
CA1273062A (en) | 1990-08-21 |
JPH02501879A (en) | 1990-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4768196A (en) | Programmable logic array | |
US4594711A (en) | Universal testing circuit and method | |
EP0663092B1 (en) | Robust delay fault built-in self-testing method and apparatus | |
EP0240719B1 (en) | Shift register latch arrangement for enhanced testability in differential cascode voltage switch circuit | |
US4932028A (en) | Error log system for self-testing in very large scale integrated circuit (VLSI) units | |
Sridhar et al. | Analysis and simulation of parallel signature analyzers | |
Nagle et al. | Design for testability and built-in self test: A review | |
Wu et al. | BIST fault diagnosis in scan-based VLSI environments | |
Wohl et al. | Analysis and design of optimal combinational compactors [logic test] | |
Cheng et al. | On the over-specification problem in sequential ATPG algorithms | |
US5425035A (en) | Enhanced data analyzer for use in bist circuitry | |
Das et al. | A novel approach to designing aliasing-free space compactors based on switching theory formulation | |
US6904554B2 (en) | Logic built-in self test (BIST) | |
Girard et al. | Comparison between random and pseudo-random generation for BIST of delay, stuck-at and bridging faults | |
Makar et al. | Checking experiments to test latches | |
Das | Built-in self-testing of VLSI circuits-getting errors to catch themselves | |
JPH05157819A (en) | Differential cascode voltage switch circuit | |
Das | Self-testing of cores-based embedded systems with built-in hardware | |
Rahaman et al. | Easily testable realization of GRM and ESOP networks for detecting stuck-at and bridging faults | |
Ahmad | Constant error masking behavior of an internal exclusive-OR type signature analyzer due to the changed polynomial seeds | |
Jahanirad et al. | BIST-based online test approach for SRAM-based FPGAs | |
Gossel et al. | A new totally error propagating compactor for arbitrary cores with digital interfaces | |
Bogue et al. | Built-in self-test with an alternating output | |
Karpovsky et al. | Transparent random access memory testing for pattern sensitive faults | |
Bhattacharya et al. | Synthesis of single-output space compactors with application to scan-based IP cores |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BE DE FR GB IT |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): BE DE FR GB IT |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1987907572 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1987907572 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1987907572 Country of ref document: EP |