WO1988001101A1 - Process for the production of bipolar devices - Google Patents
Process for the production of bipolar devices Download PDFInfo
- Publication number
- WO1988001101A1 WO1988001101A1 PCT/GB1987/000529 GB8700529W WO8801101A1 WO 1988001101 A1 WO1988001101 A1 WO 1988001101A1 GB 8700529 W GB8700529 W GB 8700529W WO 8801101 A1 WO8801101 A1 WO 8801101A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- process according
- layer
- oxidation
- carried out
- base
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 40
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 230000003647 oxidation Effects 0.000 claims abstract description 33
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 33
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 22
- 229920005591 polysilicon Polymers 0.000 claims abstract description 22
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims abstract description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 6
- 229910052796 boron Inorganic materials 0.000 claims abstract description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 6
- 239000000758 substrate Substances 0.000 claims abstract description 4
- 150000004767 nitrides Chemical class 0.000 claims description 17
- 239000007943 implant Substances 0.000 claims description 13
- 229910052785 arsenic Inorganic materials 0.000 claims description 7
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 5
- 238000002513 implantation Methods 0.000 claims description 4
- 238000001312 dry etching Methods 0.000 claims description 3
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 230000008021 deposition Effects 0.000 claims description 2
- 238000005530 etching Methods 0.000 claims description 2
- 239000013078 crystal Substances 0.000 description 4
- 238000001465 metallisation Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32105—Oxidation of silicon-containing layers
Definitions
- This invention relates to a process for the production of bipolar devices and is particularly concerned with a process for the production of 1 ⁇ m minimum feature size bipolar devices.
- a 1 ⁇ m or submicron bipolar device attention must be paid to those aspects of processing that will maximise performance and improve manufacture.
- one is sacrificed to some extent by the other and usually a compromise is reached depending on the particular application.
- the high speed capability of an npn bipolar transistor can be governed by the p + diffusion-to-emitter edge spacing.
- the auto registration of the p + diffusion-to-emitter edge then results in considerable improvement in device speed but has, to date, resulted in substantially more complex processing.
- auto registration may completely determine the method of fabrication and give rise to additional difficulties for subsequent processing stages. For example, surface planarity may be completely lost giving rise to device metallisation and interconnect failures.
- the present invention aims to provide a process for the production of a bipolar device in which lateral oxidation is minimised, and, preferably, a process in which the p + diffusion-to-emitter edge separation is autoregistered enable the device to be quickly and easily producd.
- a process for the production of a semiconductor device which includes the steps of depositing a layer of polysilicon on a substrate containing a base region, depositing a nitride layer on said polysilicon layer and selectively etching said nitride layer, implanting a p + implant into the base region to form a base contact, and applying an oxide layer followed by local oxidation of the polysilicon layer, wherein the oxidation of the polysilicon layer is carried out at elevated pressure.
- the nitride layer is selectively etched by a dry etching technique using a resist mask which is applied to the nitride layer.
- the resist layer may also serve as an implant mask when the p + implant, which is desirably boron, is implanted in the base region.
- the resist layer is then removed before the deposition of the oxide layer which is preferably pyrox.
- the pyrox is desirably deposited to a thickness of 1000 ⁇ to 2000 ⁇ .
- the resist mask used for the p + implant may comprise the resist mask applied to the nitride layer.
- Local oxidation of the polysilicon layer is desirably carried out at moderately low temperature of about 750°C to 950°C and at an elevated pressure, which may be about 10 atmospheres.
- the oxide layer is removed to expose the nitride layer after which a base cover-up mask is applied and an implant such as As + carried out to form an emitter.
- the cover-up mask which serves as a resist layer for the emitter implantation, is then removed and a further oxidation, which may also be at high pressure, is carried out.
- the nitride layer may be removed followed by emitter drive-in and metallisation.
- the invention also extends to a bipolar device when made by the above-described process.
- Figure 1 is a section through a bipolar device to be produced by the process according to the invention
- Figure 2 is a section, to an enlarged scale, of the area indicated by the letter A in Figure 1; and Figures 3 to 7 are sections, corresponding to Figure 2, showing various steps in the production of a bipolar device according to the invention.
- ⁇ 1000 ⁇ of polysilicon is blanket deposited.
- Silicon nitride ⁇ 250 ⁇ thick is deposited and patterned by standard dry etching techniques using a resist mask.
- a deep p + boron implant is performed to penetrate the base region and forms the base contact using the resist as the implant mask. This condition is shown in Figure 2 which shows the emitter-base region of the device since the emitter is the most critical region.
- the resist is then removed and ⁇ 2000 ⁇ thick layer of pyrox is deposited followed by local oxidation of the polysilicon layer.
- Oxidation of the polysilicon layer is performed at moderately low temperature (750°C to 950°C) and elevated pressure (5 to 25 atm). Elevated pressure is necessary in order to prevent excessive base redistribution.
- the oxidation is continued for 10 to 60 minutes until the single crystal substrate has just been penetrated and it has been found that, with the aforesaid structure and conditions, the extent of lateral oxidation is minimal with near vertical oxide side walls as shown in Figure 3 of the drawings.
- the underlying silicon nitride layer is then exposed by chemically removing the uppermost surface oxide layer to produce the structure shown in Figure 4 and a base cover-up mask (not shown) is located over the base regions after which arsenic is implanted through the silicon nitride layer into the surface region of the polysilicon layer.
- a base cover-up mask (not shown) is located over the base regions after which arsenic is implanted through the silicon nitride layer into the surface region of the polysilicon layer.
- the alignment tolerance of the cover-up mask over the base contact is not critical and the arsenic does not penetrate the single crystal layer underlying the polysilicon layer as shown in Figure 5 of the drawings.
- a further wet oxidation is then performed at 800°C low temperature to exploit the enhanced oxidation rate of arsenic doped polysilicon.
- the oxidation may also take place at elevated pressure.
- Arsenic redistribution is confined to the polysilicon at this low temperature with no significant arsenic penetration into the single crystal as indicated in Figure 6.
- boron redistribution from the p + and base regions is, therefore, small when compared to known processes.
- An oxidation rate enhancement of up to 10X has been achieved for arsenic doped polysilicon compared to boron doped single crystal.
- lateral oxidation extending about 1000 - 2000 ⁇ may be achieved with only slight vertical oxidation.
- the resist mask used for the p + implant may also be used as the resist mask applied to the nitride layer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Bipolar Transistors (AREA)
Abstract
In order to limit lateral oxidation and to produce a substantially planar surface of a bipolar device, particularly devices of 1mum, or less, local oxidation is carried out on a device on which a layer of polysilicon is deposited on a substrate containing a buried n+ collector, mesa and base regions, a silicon nitride layer is deposited on the polysilicon layer and selectively etched after a resist layer has been applied, p+ boron is implanted to penetrate the base region and form a base contact, the resist layer is removed and an oxide layer of pyrox is deposited. The local oxidation is performed at moderately low temperature ± 950°C and elevated pressure (± 10 atm) so that lateral oxidation and base distribution is minimised, so that near vertical oxide walls result.
Description
PROCESS FOR THE PRODUCTION OF BIPOLAR DEVICES
This invention relates to a process for the production of bipolar devices and is particularly concerned with a process for the production of 1μm minimum feature size bipolar devices. In designing a 1μ m or submicron bipolar device, attention must be paid to those aspects of processing that will maximise performance and improve manufacture. Generally, one is sacrificed to some extent by the other and usually a compromise is reached depending on the particular application. For example, at small geometries the high speed capability of an npn bipolar transistor can be governed by the p+ diffusion-to-emitter edge spacing. The auto registration of the p+ diffusion-to-emitter edge then results in considerable improvement in device speed but has, to date, resulted in substantially more complex processing.
Furthermore, the inclusion of auto registration may completely determine the method of fabrication and give rise to additional difficulties for subsequent processing stages. For example, surface planarity may be completely lost giving rise to device metallisation and interconnect failures.
It is also important to ensure that, especially with
1 μm bipolar devices, lateral oxidation beneath a nitride mask is kept to the minumum.
The present invention aims to provide a process for the production of a bipolar device in which lateral oxidation is minimised, and, preferably, a process in which the p+ diffusion-to-emitter edge separation is autoregistered enable the device to be quickly and easily producd.
According to the invention, there is provided a process for the production of a semiconductor device which includes the steps of depositing a layer of polysilicon on a substrate containing a base region, depositing a nitride layer on said polysilicon layer and selectively etching said nitride layer, implanting a p+ implant into the base region to form a base contact, and applying an oxide layer followed by local oxidation of the polysilicon layer, wherein the oxidation of the polysilicon layer is carried out at elevated pressure.
Preferably, the nitride layer is selectively etched by a dry etching technique using a resist mask which is applied to the nitride layer. The resist layer may also serve as an implant mask when the p+ implant, which is desirably boron, is implanted in the base region. The resist layer is then removed before the deposition of the oxide layer which is preferably pyrox. The pyrox is
desirably deposited to a thickness of 1000 Å to 2000 Å.
The resist mask used for the p+ implant may comprise the resist mask applied to the nitride layer.
Local oxidation of the polysilicon layer is desirably carried out at moderately low temperature of about 750°C to 950°C and at an elevated pressure, which may be about 10 atmospheres.
After a first high pressure oxidation, the oxide layer is removed to expose the nitride layer after which a base cover-up mask is applied and an implant such as As+ carried out to form an emitter. The cover-up mask, which serves as a resist layer for the emitter implantation, is then removed and a further oxidation, which may also be at high pressure, is carried out. Finally, the nitride layer may be removed followed by emitter drive-in and metallisation.
The invention also extends to a bipolar device when made by the above-described process.
The invention will now be further described by way of example, with reference to the drawings, in which:-
Figure 1 is a section through a bipolar device to be produced by the process according to the invention;
Figure 2 is a section, to an enlarged scale, of the area indicated by the letter A in Figure 1; and Figures 3 to 7 are sections, corresponding to Figure 2, showing various steps in the production of a bipolar device according to the invention.
Referring to the drawings, following formation of the buried n+ collector, mesa and base regions, as shown in Figure 1, ~1000 Å of polysilicon is blanket deposited. Silicon nitride ~ 250 Å thick is deposited and patterned by standard dry etching techniques using a resist mask. A deep p+ boron implant is performed to penetrate the base region and forms the base contact using the resist as the implant mask. This condition is shown in Figure 2 which shows the emitter-base region of the device since the emitter is the most critical region.
The resist is then removed and ~ 2000 Å thick layer of pyrox is deposited followed by local oxidation of the polysilicon layer. Oxidation of the polysilicon layer is performed at moderately low temperature (750°C to 950°C) and elevated pressure (5 to 25 atm). Elevated pressure is necessary in order to prevent excessive base redistribution. The oxidation is continued for 10 to 60 minutes until the single crystal substrate has just been penetrated and it has been found that, with the aforesaid structure and conditions, the extent of lateral oxidation is minimal with near vertical oxide side walls as shown in Figure 3 of the drawings.
The underlying silicon nitride layer is then exposed by chemically removing the uppermost surface oxide layer to produce the structure shown in Figure 4 and a base
cover-up mask (not shown) is located over the base regions after which arsenic is implanted through the silicon nitride layer into the surface region of the polysilicon layer. The alignment tolerance of the cover-up mask over the base contact is not critical and the arsenic does not penetrate the single crystal layer underlying the polysilicon layer as shown in Figure 5 of the drawings.
A further wet oxidation is then performed at 800°C low temperature to exploit the enhanced oxidation rate of arsenic doped polysilicon. The oxidation may also take place at elevated pressure. Arsenic redistribution is confined to the polysilicon at this low temperature with no significant arsenic penetration into the single crystal as indicated in Figure 6. Furthermore, boron redistribution from the p+ and base regions is, therefore, small when compared to known processes. An oxidation rate enhancement of up to 10X has been achieved for arsenic doped polysilicon compared to boron doped single crystal. Thus, lateral oxidation extending about 1000 - 2000 Å may be achieved with only slight vertical oxidation.
Finally, chemical removal of the silicon nitride layer is performed and the emitter-base junction formed by subsequent emitter drive-in. The emitter region is therefore separated from the p+ base contact by the extent of lateral oxidation as shown in Figure 7 of the
drawings. The device can then be metallised using known techniques.
It has been found that in a bipolar device produced by the process according to the invention there is reduced base diffusion, minimal lateral oxidation and a near-planar surface. The process itself is simple and permits "add-on" autoregistration incorporating selective enhanced oxidation in localised areas of the polysilicon layer. The process is eminently suitable for the production of 1μm, and possibly also sub-micron, bipolar devices and achieves the aims of high speed and ease of manufacture.
Although the present invention has been described with respect to a particular embodiment modifications may be effected within the scope of the invention. For example, process temperatures and pressures other than those recited may be utilised.
Furthermore, the resist mask used for the p+ implant may also be used as the resist mask applied to the nitride layer.
Claims
1. A process for the production of a bipolar device which includes the steps of deposting a layer of polysilicon on a substrate containing a base region, depositing a nitride layer on said polysilicon layer and selectively etching said nitride layer, implanting a p+ implant into the base region to form a base, contact, and applying an oxide layer followed by local oxidation of the polysilicon layer, wherein the oxidation of the polysilicon layer is carried out at elevated pressure.
2. A process according to claim 1, wherein the nitride layer is selectively etched by a dry etching technique using a resist mask which is applied to the nitride layer.
3. A process according to claim 2, wherein the resist layer serves as an implant mask when the p+ implant is implanted into the base region.
4. A process according to claim 3 wherein the resist mask for the p+ implant comprises the resist mask applied to the nitride layer.
5. A process according to claim 4, wherein the p+ implant is boron.
6. A process according to claim 4 or claim 5, wherein, after implantation into the base region, the resist layer is removed prior to deposition of the oxide layer.
7. A process according to any preceding claim, wherein the oxide layer is pyrox.
8. A process according to any preceding claim, wherein the oxide layer is deposited to a thickness of ~ 2000 Å .
9. A process according to any preceding claim, wherein the local oxidation of the polysilicon layer is carried out at a temperature not exceeding about 950°C.
10. A process according to any preceding claim, wherein the local oxidation of the polysilicon layer is carried out at an elevated pressure.
11. A process according to claim 10, wherein the local oxidation is carried out for between 10 to 60 minutes.
12. A process according to any preceding claim, wherein nitride layer consists of silicon nitride deposited to a thickness of ~ 250 Å.
13. A process according to any preceding claim, wherein the oxide layer is removed, after oxidation, a base cover-up mask is applied and implantation is carried out to form an emitter in the base region.
14. A process according to claim 13, wherein arsenic is implanted into the base region to form the emitter.
15. A process according to claim 13 or claim 14, wherein, after emitter implantation, further oxidation is carried out.
16. A process according to claim 15 wherein the further oxidation is carried out at approximately 800°C.
17. A process according to claim 15 or 16, wherein said further oxidation is also carried out at elevated pressure.
18. A process according to any one of claims 15 to 17, wherein, after said further oxidation, the nitride layer is removed and an emitter-base junction formed by subsequent emitter drive-in.
19. A process according to claim 18, wherein the nitride layer is chemically removed.
20. A process according to claim 18 or claim 19, wherein, after formation of the emitter-base junction, the device is metallised.
21. A process for the production of a bipolar device substantially as described herein with reference to the drawings.
22. A bipolar device when made by the process claimed in any one of the preceding claims.
23. A bipolar device substantially as described herein with reference to the drawings.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE8787904905T DE3786073T2 (en) | 1986-07-25 | 1987-07-25 | METHOD FOR PRODUCING A BIPOLAR COMPONENT. |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8618207 | 1986-07-25 | ||
GB8618207A GB2193034B (en) | 1986-07-25 | 1986-07-25 | Process for the production of bipolar devices |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1988001101A1 true WO1988001101A1 (en) | 1988-02-11 |
Family
ID=10601694
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB1987/000529 WO1988001101A1 (en) | 1986-07-25 | 1987-07-25 | Process for the production of bipolar devices |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0277166B1 (en) |
JP (1) | JPH01500473A (en) |
DE (1) | DE3786073T2 (en) |
GB (1) | GB2193034B (en) |
WO (1) | WO1988001101A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10090573B2 (en) | 2014-05-27 | 2018-10-02 | Kathrein-Werke Kg | High-frequency shielded housing, in particular high-frequency shielded filter housing |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05102420A (en) * | 1991-10-04 | 1993-04-23 | Nippon Steel Corp | Manufacture of semiconductor memory device |
EP3437895B1 (en) * | 2017-08-01 | 2021-09-29 | Faber-Castell AG | Pen for writing and painting |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4179792A (en) * | 1978-04-10 | 1979-12-25 | The United States Of America As Represented By The Secretary Of The Army | Low temperature CMOS/SOS process using dry pressure oxidation |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6043656B2 (en) * | 1979-06-06 | 1985-09-30 | 株式会社東芝 | Manufacturing method of semiconductor device |
US4516316A (en) * | 1984-03-27 | 1985-05-14 | Advanced Micro Devices, Inc. | Method of making improved twin wells for CMOS devices by controlling spatial separation |
-
1986
- 1986-07-25 GB GB8618207A patent/GB2193034B/en not_active Expired - Fee Related
-
1987
- 1987-07-25 WO PCT/GB1987/000529 patent/WO1988001101A1/en active IP Right Grant
- 1987-07-25 JP JP50463287A patent/JPH01500473A/en active Pending
- 1987-07-25 DE DE8787904905T patent/DE3786073T2/en not_active Expired - Fee Related
- 1987-07-25 EP EP19870904905 patent/EP0277166B1/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4179792A (en) * | 1978-04-10 | 1979-12-25 | The United States Of America As Represented By The Secretary Of The Army | Low temperature CMOS/SOS process using dry pressure oxidation |
Non-Patent Citations (3)
Title |
---|
IEEE Transactions on Electron Devices, Volume ED-26, No. 4, April 1979, IEEE, (New York, US), K. OKADA et al.: "A New Polysilicon Process for a Bipolar Device - PSA Technology", pages 385-389 see figure 1; page 386, left-hand column, paragraph II: "A New Polysilicon Process" * |
IEEE Transactions on Electron Devices, Volume ED-32, No. 2, February 1985, IEEE, (New York, US), A. CUTHBERTSON et al.: "Self-Aligned Transistors with Polysilicon Emitters for Bipolar VLSI", pages 242-247 see figure 3; page 243, left-hand column, lines 28-45 * |
Proceedings of the IEEE International Conference on Circuits and Computers, ICCC 80, 1-3 October 1980, Port Chester, New York, Volume 1 of 2, IEEE, (New York, US), N. TSUBOUCHI et al.: "The Application of High Pressure Oxidation Process", pages 461-466 see figure 5; page 462, left-hand column, paragraph: "MOS LSI with Double Polysilicon Layers" * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10090573B2 (en) | 2014-05-27 | 2018-10-02 | Kathrein-Werke Kg | High-frequency shielded housing, in particular high-frequency shielded filter housing |
Also Published As
Publication number | Publication date |
---|---|
GB8618207D0 (en) | 1986-09-03 |
JPH01500473A (en) | 1989-02-16 |
DE3786073T2 (en) | 1993-09-16 |
GB2193034A (en) | 1988-01-27 |
EP0277166B1 (en) | 1993-06-02 |
GB2193034B (en) | 1990-01-04 |
DE3786073D1 (en) | 1993-07-08 |
EP0277166A1 (en) | 1988-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4549927A (en) | Method of selectively exposing the sidewalls of a trench and its use to the forming of a metal silicide substrate contact for dielectric filled deep trench isolated devices | |
US4252582A (en) | Self aligned method for making bipolar transistor having minimum base to emitter contact spacing | |
US4569698A (en) | Method of forming isolated device regions by selective successive etching of composite masking layers and semiconductor material prior to ion implantation | |
US4446476A (en) | Integrated circuit having a sublayer electrical contact and fabrication thereof | |
US5037772A (en) | Method for forming a polysilicon to polysilicon capacitor | |
US4301588A (en) | Consumable amorphous or polysilicon emitter process | |
EP0076106B1 (en) | Method for producing a bipolar transistor | |
US4735911A (en) | Process for the simultaneous production of bipolar and complementary MOS transistors on a common silicon substrate | |
US4354307A (en) | Method for mass producing miniature field effect transistors in high density LSI/VLSI chips | |
US5286661A (en) | Method of forming a bipolar transistor having an emitter overhang | |
US5198372A (en) | Method for making a shallow junction bipolar transistor and transistor formed thereby | |
EP0051534B1 (en) | A method of fabricating a self-aligned integrated circuit structure using differential oxide growth | |
US5130271A (en) | Method of manufacturing a semiconductor device having no step at the boundary between self aligned p- or n- type impurity regions | |
EP0277166B1 (en) | Process for the production of bipolar devices | |
US5320971A (en) | Process for obtaining high barrier Schottky diode and local interconnect | |
EP0246513A2 (en) | Process for forming a guard ring in semiconductor devices | |
US4801556A (en) | Self-aligned bipolar fabrication process | |
US4686762A (en) | Fabricating semiconductor device with polysilicon protection layer during processing | |
US5571731A (en) | Procedure for the manufacture of bipolar transistors without epitaxy and with fully implanted base and collector regions which are self-positioning relative to each other | |
US4586243A (en) | Method for more uniformly spacing features in a semiconductor monolithic integrated circuit | |
US4289550A (en) | Method of forming closely spaced device regions utilizing selective etching and diffusion | |
US5268314A (en) | Method of forming a self-aligned bipolar transistor | |
JPH0715912B2 (en) | Complementary vertical bipolar transistor and manufacturing method thereof | |
EP0260058A1 (en) | Self-aligned bipolar fabrication process | |
US4544940A (en) | Method for more uniformly spacing features in a lateral bipolar transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): DE FR IT NL |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1987904905 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1987904905 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1987904905 Country of ref document: EP |