WO1982001102A1 - Integrated circuit power distribution network - Google Patents

Integrated circuit power distribution network Download PDF

Info

Publication number
WO1982001102A1
WO1982001102A1 PCT/US1980/001184 US8001184W WO8201102A1 WO 1982001102 A1 WO1982001102 A1 WO 1982001102A1 US 8001184 W US8001184 W US 8001184W WO 8201102 A1 WO8201102 A1 WO 8201102A1
Authority
WO
WIPO (PCT)
Prior art keywords
conductor
conductor pattern
layer
circuit
power distribution
Prior art date
Application number
PCT/US1980/001184
Other languages
French (fr)
Inventor
Corp Mostek
Original Assignee
Mulholland W
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mulholland W filed Critical Mulholland W
Priority to PCT/US1980/001184 priority Critical patent/WO1982001102A1/en
Priority to WOUS80/01184800915 priority
Publication of WO1982001102A1 publication Critical patent/WO1982001102A1/en

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • H01L23/5286Arrangements of power or ground buses
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4824Pads with extended contours, e.g. grid structure, branch structure, finger structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Abstract

A power distribution network for an integrated circuit is fabricated together with the circuit on a silicon substrate (10). The silicon substrate (10) is fabricated to form diffusion regions (50) as part of the active devices in the integrated circuit. A dielectric separation layer (51) is fabricated over the surface of substrate (10). Above the region (50) there is fabricated a power distribution line (52) comprising a metallization of aluminum or aluminum-alloy material. A passivation layer (54) is formed over the dielectric layer (51) and the conductor (52) but is opened above the central region of the conductor (52). An adhesion and diffusion barrier layer (58) is fabricated over the conductor (52) and passivation layer (54). Above the layer (58) there is fabricated a thick layer of metallization (60) in the form of a conductor strip configured similar to the underlying conductor layer (52). The conductive layers (58, 60) are etched to have essentially the same width as the conductor line (52). The conductive layers (58 and 60) can optionally be made to have a greater width than the underlying layer as is illustrated by the conducting layers (76, 78).

Description

INTEGRATED CIRCUIT POWER DISTRIBUTION NETWORK

TECHNICAL FIELD

The present invention pertains to integrated circuits and more particularly to the distribution of power to elements within the circuit.

OMPI BACKGROUND ART

As integrated circuit features become smaller to achieve increased density, the metallization inter¬ connection layers become thinner and narrower. Such metallization is used to provide power to each of the power receiving components in the circuit and for supplying ground connections throughout the circuit. As the dimensions of the metallization become smaller the circuit trace resistance becomes greater thereby increasing the heat dissipation of the integrated circuit and reducing the amplitude of the supply voltage at the circuit elements. The reduction in the metallization dimensions further can have an adverse affect on the inductive and capacitive parameters of the. integrated circuit.

Therefore there exists a need for thicker and more massive metallization patterns which overcome the problems of thin patterns but do not interfere with the reduction of integrated circuit dimensions to increase circuit density.

DISCLOSURE OF THE INVENTION

The present invention comprises a power distribution network for an integrated circuit which includes a first conductor pattern which is fabrica'ted to supply power to the individual elements within the integrated circuit. A passivation layer is fabricated to cover the circuit elements but is open over a substantial area of the first conductor pattern. A second conductor pattern is fabricated on the integrated circuit with a similar pattern to that of the first conductor pattern. The second conductor pattern is positioned to be in contact with the first conductor pattern through the opening in the passivation layer. The second conductive pattern is essentially connected to the first conductor pattern along its entire length.

OMPI BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made* to the following Description taken in conjunction with the accompanying Drawings in which:

FIGURE 1 is a perspective view of a metallization pattern for an integrated circuit;

FIGURE 2 is a sectional view of one of the strips of the metallization pattern shown in FIGURE 1; FIGURE 3 is a sectional view of a metallization pattern in accordance with the present invention and;

FIGURE 4 is a sectional view of a metallization pattern for a plurality of power distribution lines.

DISCLOSURE OF THE INVENTION

A power distribution network for an integrated circuit is illustrated in FIGURE 1. A silicon substrate 10 serves as the base for the fabrication of integrated circuit elements on the upper surface thereof. As a part of the circuit fabrication process there is laid down a power distribution network for supplying power to the elements within the circuit. The network includes a first group of parallel strips 12-24 which are connected in common to a perpendicular strip 26. Strip 26 is in turn connected to a bonding pad 28.

A second portion of the power distribution network comprises a plurality of parallel strips 30-44. These parallel strips are in turn connected to a perpendicular, common strip 46 which is itself connected to a bonding pad 48.

In a typical application a positive voltage is connected through a wire bond to the pad 28 and a negative voltage or ground is connected through a wire bond to pad 48. The power thus supplied is distributed to the elements of the circuit through the strips 12-24 and 30-44.

The strips 12-24 and 30-40 are representative of power distribution strips and a substantial number of such strips are used in large scale integration. A cross sectional view of a power distribution strip as illustrated in FIGURE 1 is shown in FIGURE 2. In a typical application the silicon substrate 10 is fabricated to have a diffusion region 50 fabricated therein. The diffusion region 50 forms a part of the circuit elements within the integrated circuit fabricated on the substrate 10. A dielectric separation layer 51 is formed on the surface of the silicon substrate 20. Layer 51 is typically silicon dioxide having a thickness of 6,000- 10,000 Angstroms. Immediately above the diffusion region 50 there is fabricated a conductor 52 which is in oh ic contact with the diffusion region 50. The conductor 52 is fabricated in a pattern which is similar to that shown for the power distribution network strips in FIGURE 1. The conductor 52 is typically aluminum or aluminum alloy with a thickness of 6,000-12,000 Angstroms. A preferred method for fabricating conductor 52 is by sputtering or evaporation techniques followed by photolithographic etching.

After the conductor layer 52 has been formed, a passivation layer 54 is laid down over the conductor 52 and the separation layer 51. By means of photolitho¬ graphic etching an opening 56 is formed in the passivation layer 54. The opening 56 extends along the longitudinal dimension of the conductor layer 52 but is slightly narrower than the conductor layer. The opening 56 thus has slightly less area than that of the conductor layer 52. The overlap of the passivation layer 54 over the edges of the conductor 52 forms a sealed junction. The passivation layer 54 is typically glass or silicon dioxide with a thickness of 9,000-12,000 Angstroms.

After the opening 56 has been formed in the passivation layer, a layer of adhesion and diffusion barrier metal 58 is formed over the opening 56 and over the adjacent edges of the passivation layer 54. Typical materials for use as the layer 58 include titanium, tungsten, molybdenum and chromium. These metals likewise can be deposited by means of sputtering or evaporation techniques. The material of layer 58 provides electrical contact and adhesion to the conductor 52, passivation layer 54 and an additional conductor layer to be added above the layer 58. Layer 58 also functions as a diffusion barrier. The thickness of layer 58 is typically 2000-2500 Angstroms. Over the adhesion and diffusion barrier layer 58 there is fabricated a metal conductor 60 in a configuration similar to the conductor 52. The conductor 60 is fabricated of aluminum, copper, gold or silver using conventional deposition and photolithographic etching. The typical thickness of layer 60 is 4000-6000 Angstroms. During photolithographic etching cf metal conductor 60, the adhesion and diffusion barrier layer 58 is also photolithographically configured to be similar to the conductor 52.

The conductive layer 60 together with the conductor 58 extends longitudinally above the conductive layer 52 to essentially form a single conductive strip having an enhanced thickness. This enhanced thickness reduces the trace resistance of the power conduction lines for the integrated circuit.

A cross sectional illustration of the pov-er distribution lines of the present invention is shown in FIGURE 3 wherein the conductor layer 52 is deposited directly on the surface of substrate 10 over separation layer 51 in the absence of a diffused region, such as 50 shown in FIGURE 2. The conductive layers 52 and 60, separation layer 51, adhesion and barrier layer 58 and passivation layer 52 are the same as shown for the embodiment illustrated in FIGURE 2.

A further embodiment of the present invention is illustrated in FIGURE 4. A silicon substrate 54 has a dielectric separation layer 65 on the surface thereof. Positive and negative power distribution trace lines 66 and 68 respectively are fabricated over layer 65. These lines are fabricated of materials such as, for example, aluminum or aluminum alloy. The conductive lines 66 and 68 have a thickness on the order of 6000-12,000 Angstroms. After the lines 66 and 68 have been formed on the substrate 64 over layer 65 there is laid down a passivation layer 70 over the upper surface of layer 65 and the conductive lines. By photolithograph and etching techniques there is created an opening 72 in the passiva¬ tion layer 70 over trace 66 and an opening 74 in a passivation layer 70 over conductive line 68. The passivation layer 70 has a thickness of approximately 9000-12,000 Angstroms. Above the passivation layer 70 and the exposed areas of conductor lines 66 and 68 there is fabricated an adhesion and diffusion barrier layer 76. This layer is typically titanium, tungsten, molybdenum or chromium and has a typical thickness of 2000-2500 Angstroms. Over the adhesion and diffusion barrier layer 76 there is fabricated a metal conductor 78 which is typically aluminum, copper, gold or silver. Layers 76 and 78 are etched to produce a plurality of strips, one over each of the conductor lines 66 and 68. Each of the strips of layers 76 and 78 are wider .than the underlying conductive lines 66 and 68. A typical thickness for layer 76 is 2000-2500 Angstroms. A typical thickness for layer 78 is 4000-6000 Angstroms.

Layers 76 and 78 are photolithographically etched such that they are formed into strips corresponding to each of the conductor lines 66 and 68. The strips of layer 78, like the strips of layer 76 are wider than the underlying conductive lines. This serves to reduce the resistance of the power distribution lines and to enhance the capacitive coupling between the power distribution lines.

In summary, the present invention provides a power distribution network wherein additional layers of metallization are formed over the conductor lines which interconnect the active elements in an integrated circuit. The enhanced power distribution lines have greater thickness and optionally greater width to reduce the resistance in the power lines, reduce inductance and control power line capacitance to enhance the performance of the integrated circuit.

Although several embodiments of the invention have been illustrated in the accompanying drawings and described in the foregoing detailed description, it will be understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications and substitutions without departing from the scope of the invention.

OMPI

Claims

AMENDED CLAIMS
(received by the International Bureau on 7 September 1981 (07.09.81))
1. (Amended) A power distribution network for an integrated circuit, comprising: a first conductor pattern having a plurality of elongate conductor lines connected in common and fabricated to supply power to elements within said circuit, a passivation layer covering said circuit but open over a majority of the area of said first conductor pattern, and a second conductor pattern having a similar configuration to said first conductor pattern and contacting said first conductor pattern through the opening in said passivation layer.
2. A power distribution network for an integrated circuit, comprising: a first conductor pattern fabricated in connection with power receiving elements within said circuit, said first pattern comprising a plurality of narrow, elongate strips connected in common, a passivation layer covering said circuit but exposing the central, longitudinal portions of said strips of said first pattern, and a second conductor pattern comprising a plurality of narrow, elongate strips covering the exposed portions of said first conductor pattern and bonded thereto, said second pattern connected to a bonding pad for receiving power for said circuit.
3. The power distribution network recited in Claim
2 wherein said passivation layer overlaps the longitudinal edges of said strips of said first conductor pattern.
4. The power distribution network recited in Claim 2 wherein said strips for said first and said second conductor patterns have essentially the same width.
5. The power distribution network recited in Claim 4 wherein the opening in said passivation layer, which exposes said first conductor pattern, is narrower than the strips for said first and second conductor patterns.
6. (Amended) A method for producing a power distribution network for an integrated circuit, comprising the steps of: fabricating a first conductor pattern on said integrated circuit, said first conductor pattern having a plurality of elongate conductor lines connected in common for supplying power to elements within said circuit, applying a passivation layer to cover said circuit and said first conductor pattern, opening the passivation layer above a majority of the area of said first conductor pattern and, fabricating a second conductor pattern on said integrated circuit, said second conductor pattern having a similar configuration to said first conductor pattern and connected thereto through the opening in said passivation layer.
PCT/US1980/001184 1980-09-15 1980-09-15 Integrated circuit power distribution network WO1982001102A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/US1980/001184 WO1982001102A1 (en) 1980-09-15 1980-09-15 Integrated circuit power distribution network
WOUS80/01184800915 1980-09-15

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP81901561A EP0060253A1 (en) 1980-09-15 1980-09-15 Integrated circuit power distribution network
PCT/US1980/001184 WO1982001102A1 (en) 1980-09-15 1980-09-15 Integrated circuit power distribution network

Publications (1)

Publication Number Publication Date
WO1982001102A1 true WO1982001102A1 (en) 1982-04-01

Family

ID=22154534

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1980/001184 WO1982001102A1 (en) 1980-09-15 1980-09-15 Integrated circuit power distribution network

Country Status (2)

Country Link
EP (1) EP0060253A1 (en)
WO (1) WO1982001102A1 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0158222A2 (en) * 1984-03-29 1985-10-16 Sanyo Electric Co., Ltd. Semiconductor integrated circuit having multiple-layered connection
EP0195716A1 (en) * 1985-03-19 1986-09-24 Fairchild Semiconductor Corporation Thick bus metallization interconnect structure to reduce bus area
US4718977A (en) * 1984-12-20 1988-01-12 Sgs Microelettronica S.P.A. Process for forming semiconductor device having multi-thickness metallization
US4903110A (en) * 1987-06-15 1990-02-20 Nec Corporation Single plate capacitor having an electrode structure of high adhesion
EP0361825A2 (en) * 1988-09-28 1990-04-04 Nec Corporation Semiconductor chip and method of manufacturing it
US5111276A (en) * 1985-03-19 1992-05-05 National Semiconductor Corp. Thick bus metallization interconnect structure to reduce bus area
EP0567937A2 (en) * 1992-04-30 1993-11-03 Texas Instruments Incorporated High reliability die processing
EP0646959A1 (en) * 1993-09-30 1995-04-05 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Metallization and bonding process for manufacturing power semiconductor devices
WO2004095587A2 (en) * 2003-04-10 2004-11-04 Sunpower Corporation Metal contact structure for solar cell and method of manufacture
US7883343B1 (en) 2003-04-10 2011-02-08 Sunpower Corporation Method of manufacturing solar cell

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3809625A (en) * 1972-08-15 1974-05-07 Gen Motors Corp Method of making contact bumps on flip-chips
US3918032A (en) * 1974-12-05 1975-11-04 Us Army Amorphous semiconductor switch and memory with a crystallization-accelerating layer
US4042954A (en) * 1975-05-19 1977-08-16 National Semiconductor Corporation Method for forming gang bonding bumps on integrated circuit semiconductor devices
US4057659A (en) * 1974-06-12 1977-11-08 Siemens Aktiengesellschaft Semiconductor device and a method of producing such device
US4113578A (en) * 1973-05-31 1978-09-12 Honeywell Inc. Microcircuit device metallization
US4176443A (en) * 1977-03-08 1979-12-04 Sgs-Ates Componenti Elettronici S.P.A. Method of connecting semiconductor structure to external circuits

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3809625A (en) * 1972-08-15 1974-05-07 Gen Motors Corp Method of making contact bumps on flip-chips
US4113578A (en) * 1973-05-31 1978-09-12 Honeywell Inc. Microcircuit device metallization
US4057659A (en) * 1974-06-12 1977-11-08 Siemens Aktiengesellschaft Semiconductor device and a method of producing such device
US3918032A (en) * 1974-12-05 1975-11-04 Us Army Amorphous semiconductor switch and memory with a crystallization-accelerating layer
US4042954A (en) * 1975-05-19 1977-08-16 National Semiconductor Corporation Method for forming gang bonding bumps on integrated circuit semiconductor devices
US4176443A (en) * 1977-03-08 1979-12-04 Sgs-Ates Componenti Elettronici S.P.A. Method of connecting semiconductor structure to external circuits

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0158222A2 (en) * 1984-03-29 1985-10-16 Sanyo Electric Co., Ltd. Semiconductor integrated circuit having multiple-layered connection
EP0158222A3 (en) * 1984-03-29 1987-05-27 Sanyo Electric Co., Ltd. Semiconductor integrated circuit having multiple-layered connection
US4718977A (en) * 1984-12-20 1988-01-12 Sgs Microelettronica S.P.A. Process for forming semiconductor device having multi-thickness metallization
EP0195716A1 (en) * 1985-03-19 1986-09-24 Fairchild Semiconductor Corporation Thick bus metallization interconnect structure to reduce bus area
US5111276A (en) * 1985-03-19 1992-05-05 National Semiconductor Corp. Thick bus metallization interconnect structure to reduce bus area
US4903110A (en) * 1987-06-15 1990-02-20 Nec Corporation Single plate capacitor having an electrode structure of high adhesion
EP0361825A2 (en) * 1988-09-28 1990-04-04 Nec Corporation Semiconductor chip and method of manufacturing it
EP0361825A3 (en) * 1988-09-28 1990-12-05 Nec Corporation Semiconductor chip and method of manufacturing it
EP0567937A2 (en) * 1992-04-30 1993-11-03 Texas Instruments Incorporated High reliability die processing
EP0567937A3 (en) * 1992-04-30 1993-12-08 Texas Instruments Incorporated High reliability die processing
EP0646959A1 (en) * 1993-09-30 1995-04-05 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Metallization and bonding process for manufacturing power semiconductor devices
US5773899A (en) * 1993-09-30 1998-06-30 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Bonding pad for a semiconductor chip
US5869357A (en) * 1993-09-30 1999-02-09 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Metallization and wire bonding process for manufacturing power semiconductor devices
WO2004095587A2 (en) * 2003-04-10 2004-11-04 Sunpower Corporation Metal contact structure for solar cell and method of manufacture
WO2004095587A3 (en) * 2003-04-10 2004-12-16 Sunpower Corp Metal contact structure for solar cell and method of manufacture
JP2006523025A (en) * 2003-04-10 2006-10-05 サンパワー コーポレイション Metal contact structure for solar cell and manufacturing method
US7388147B2 (en) 2003-04-10 2008-06-17 Sunpower Corporation Metal contact structure for solar cell and method of manufacture
US7883343B1 (en) 2003-04-10 2011-02-08 Sunpower Corporation Method of manufacturing solar cell
US7897867B1 (en) 2003-04-10 2011-03-01 Sunpower Corporation Solar cell and method of manufacture

Also Published As

Publication number Publication date
EP0060253A1 (en) 1982-09-22

Similar Documents

Publication Publication Date Title
US3942187A (en) Semiconductor device with multi-layered metal interconnections
US3462650A (en) Electrical circuit manufacture
US3597834A (en) Method in forming electrically continuous circuit through insulating layer
US3515850A (en) Thermal printing head with diffused printing elements
US5573970A (en) Method for reducing contamination of anti-fuse material in an anti-fuse structure
JP2773578B2 (en) A method of manufacturing a semiconductor device
KR100352236B1 (en) Wafer level package including ground metal layer
EP0066069B1 (en) Method for forming dense multilevel metal interconnection systems for integrated circuit devices
US4491860A (en) TiW2 N Fusible links in semiconductor integrated circuits
US4758526A (en) Procedure for producing an integrated system of thin-film solar cells connected in series
JP3022565B2 (en) Semiconductor device
US6518092B2 (en) Semiconductor device and method for manufacturing
EP0365783B1 (en) Multilevel integrated circuit packaging structures
TWI344191B (en) Semiconductor device having electrical contact from opposite sides and method therefor
US5404029A (en) Electrically programmable antifuse element
US5019943A (en) High density chip stack having a zigzag-shaped face which accommodates connections between chips
CN100382209C (en) Metal insulating layer-metal capacitance structure and its manufacturing method
US3952404A (en) Beam lead formation method
US4888665A (en) Customizable circuitry
EP0877419B1 (en) Methods of electroplating solder bumps of uniform height on integrated circuit substrates
EP0154998B1 (en) Improved structure of power supply wirings in semiconductor integrated circuit
US5478773A (en) Method of making an electronic device having an integrated inductor
US4746621A (en) Planar tungsten interconnect
US4389429A (en) Method of forming integrated circuit chip transmission line
US6683380B2 (en) Integrated circuit with bonding layer over active circuitry

Legal Events

Date Code Title Description
AK Designated states

Designated state(s): US

AL Designated countries for regional patents

Designated state(s): AT CH DE FR GB LU NL SE