UST924006I4 - Functional test method for asynchronous sequential circuits - Google Patents
Functional test method for asynchronous sequential circuits Download PDFInfo
- Publication number
- UST924006I4 UST924006I4 US924006DH UST924006I4 US T924006 I4 UST924006 I4 US T924006I4 US 924006D H US924006D H US 924006DH US T924006 I4 UST924006 I4 US T924006I4
- Authority
- US
- United States
- Prior art keywords
- circuit
- loop
- physical sequential
- representation
- test method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
A METHOD FOR TESTING PHYSICAL SEQUENTIAL LOGIC CIRCUITS INCLUDING A PROGRAM STEP FOR CONTROLLING A COMPUTER TO GENERATE TEST PATTERNS FOR USE IN LOCATING PERMANENT FAULTS IN PHYSICAL SEQUENTIAL LOGIC CIRCUITS BUILT FOR USE IN DIGITAL EQUIPMENT BY PROVIDING A METHOD FOR FINDING FEEDBACK LOOPS AND IDENTIFYING AN APPROPRIATE LINE IN THE LOOP TO
TERNS, AND APPLYING THE TEST PATTERNS TO THE PHYSICAL SEQUENTIAL CIRCUIT.
CUT, AT LEAS FIGURATIVELY, IN ORDER TO CONVERT A REPRESENTATION OF THE PHYSICAL SEQUENTIAL CIRCUIT TO A REPRESENTATION OF AN EQUIVALENT COMBINATIONAL CIRCUIT, ANALYZING THE RESULTANT COMBINATION CIRCUIT REPRESENTATION ACCORDING TO SPECIFIC BOOLEAN RULES TO OBTAIN A COMPLETE SET OF TEST PAT-
D R A W I N G
TERNS, AND APPLYING THE TEST PATTERNS TO THE PHYSICAL SEQUENTIAL CIRCUIT.
CUT, AT LEAS FIGURATIVELY, IN ORDER TO CONVERT A REPRESENTATION OF THE PHYSICAL SEQUENTIAL CIRCUIT TO A REPRESENTATION OF AN EQUIVALENT COMBINATIONAL CIRCUIT, ANALYZING THE RESULTANT COMBINATION CIRCUIT REPRESENTATION ACCORDING TO SPECIFIC BOOLEAN RULES TO OBTAIN A COMPLETE SET OF TEST PAT-
D R A W I N G
Description
A DEFENSIVE PUBLICATION UNITED STATES PATENT OFFICE Published at the request of the applicant or owner in accordance with" the Notice of Dec. 16, 1969. 869 0.6. 687. The abstracts of Defensive Publication applications are identified by distinctly numbered series and are arranged chronologically. The heading of eachiabstract indicates the number of pages of specification. including claims and sheets of drawings contained in the application as originally filed. The flies of these applications are available to the public for inspection and reproduction may be purchased for 30 cents a sheet.
Defensive Publication applications have not been examined as to the merits of alleged invention. The Patent Ofllce makes no assertion as to the novelty of the disclosed subject matter.
PUBLISHED JULYQ, 1974 T924,006 FUNCTIONAL TEST METHOD FOR ASYNCHRO- NOUS SEQUENTIAL'CIRCUITS INPUT Dennis K. Chin, Wappingers Falls, and S e-June Hong, mm mm" a. ii Mu-Yue Hsiao, and Darryl S. Jones, Poughkeepsie, DESCRIPTION I20 N.Y., and Jung W. C110, 8820 Root St., Apt. 4, Niles, I.-
oop CUTTER Continuation of abandoned application Ser. No. 256,554, Mm cm i May 24, 1972. This application Oct. 3, 1973, SCI. N0- FEEDBACK oops 403 144 m r e ci cosr 11/1 24) Cl. 35-153 5 Sheets Drawing. 24 Pages Specification m5) wima f i mm mm DETERMINE man 6 s E H4 soumons m A. 1- TEST PATTERN LOG"; CIRCUIT I FORA THE CITTOUITN I GENERATION DESCRIPTION l L H m us TRACE m was m rnol OUTPUT T0 mm INPUT i mm NEETETPNEN OUTPUT UNDER TEST FOR EACH W \m l GENERATE PAIR or TEST RESULT TEST PATTERNS 6 A method for testing physical sequential logic circuits m (2 including a program step for controlling a computer to i generate test patterns for use in locating permanent faults T J 'g g in physical sequential logic circuits built for use in digital m LOGIC cmcun' m equipment by providing a method for finding feedback loops and identifying an appropriate line in the loop to but (Table continued on page 2)] (FROM HOS) LOOP CUTTER PATIIGEN OENERATE -A TABLE or was m PORN A LOOP TABLE INCLUDING LOOP OISTANOE ORDER LOOPS BY DESOENOINC DISTANCE SELECT LOOP mu LONGEST msmacs OUT LOOP ONE LINE AIAY FRONLAST ENTRY ON LOOP TREE DELETE ALL LOOPS rnon LOOP TABLE THAT comm um; our m UPDATE PREOECESSOR LIST cut, at least figuratively, in order to convert a representw tiOn of the physical sequential circuit to a representation of an equivalent combinational circuit, analyzing the resultant combinational circuit representation according to specific boolean rules to obtain a complete set of test pat- PATIICEII STORE OUTPUT LINE mm m INSPECT PREOECESSOR LIST FEELEETEAST on usr IIO FIOSI 5m: rnrorcrsson was m PATH szourncr terns, and applying the test patterns to the physical sequential circuit.
' July 2, 1974 FUNCTIONAL TEST METHOD FOR ASYNCHRONOUS SEQUENTIAL CIRCUITS Original Filed May 24, 1972 D. K. CHlA ETAL 5 Sheets-Sheet 1 TEsT PATTERN LOGIC CIRCUIT l I GENERATION DESCRIPTION INPUT LOGIC CIRCUIT TESTER 4 OUTPUT UNDER TEST TEsT RESULT A F l G 7 E H Y; .9,, AND E AND F I G 8 54 A l OR 58 52 AND A AND 55 54 G D L 0R July 2, 1914 FUNCTIONAL TEST METHOD FOR ASYNCHRONOUS SEQUENTIAL CIRCUITS Original Filed May 24, 1972 D. K. cum ETAL T T924306 5 Sheets-Sheet 3 FIG.2
(FROM FICS) NOTE FEEDBACK VARIABLES & DETERMINE THEIR EQUATIONS \122 HOMING SEQUENCE CENERATE A BOOLEAN EXPRESSION FOR THE CIRCUIT TRACE ALL PATHS FROM OUTPUT TO INPUT CENERATE BOOLEAN DIFFERENCE CHAIN FOR EACH PATH CENERATE PAIR OF TEST PATTERNS FOR EACH PATH PREPARE LIST OF TEST PATTERNS FOR LOCIC CIRCUIT July 2, 1974 I c ETAL T924,06
FUNCTIONAL TEST METHOD FOR ASYNCHRONOUS SEQUENTIAL CIRCUITS Original Filed May 24, 1972 5 Sheets-shat 3 2 5 20 FIG. 3
NOR L 0R NOR MAN!) 42 H 49 OR 9 NOR \NoR OUTPUT 1 8 u NOR l 3 46 NOR 7 25 July 2, 1914 Q HIA EI'AL T924,006
FUNCTIONAL TEST HETBOD FOR ASYNCHRONOUS SEQUENTIAL CIRCUITS Original Filed May 24, 1972 5 Sheets Sheet A LOOP CUTTER PATHGEN CENERATE A TABLE OF PATHS \IZII FROM FIG 6 FORM A LOOP TABLE INCLUDING LOOP DISTANCE \442 ORDER LOOPS B DESCENDING DISTANCE 443 I SELECT LOOP IIIITH LONGEST DISTANCE 444 CUT LOOP ONE LINE AWAY FROM LAST ENTRY ON LOOP TREE DELETE ALL LOOPS FROM LOOP TABLE THAT comm LINE CUT I4e UPDATE PREDECESSOR LIST 47 YES ANY REMAINING July 2, 1974 K cH EIAL T924,06
FUNCTIONAL TEST METHOD FOR ASYNCHRONOUS SEQUENTIAL CIRCUITS Original Filed May 24, 1972 5 Sheets-Sheet 5 F I G. 6
PATHGEN INSPECT PREDECESSOR usr I5I MULTIPLE SELECT FIRST & SELECT LAST PREDECESSORS LIST OTHERS 0N LIST ANY 5 STORED PREDECESSORS IS PREDECESSOR A PRIMARY INPUT VSTORE LINE NUMBER IS PREDECESSOR LINE ALREADY IN PATH FLAG FEEDBACK PATH STORE PREDECESSOR LINE IN PATH SEQUENCE 455
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US40314473A | 1973-10-03 | 1973-10-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
UST924006I4 true UST924006I4 (en) | 1974-07-02 |
Family
ID=23594623
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US924006D Pending UST924006I4 (en) | 1973-10-03 | 1973-10-03 | Functional test method for asynchronous sequential circuits |
Country Status (1)
Country | Link |
---|---|
US (1) | UST924006I4 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5023875A (en) * | 1989-05-26 | 1991-06-11 | Hughes Aircraft Company | Interlaced scan fault detection system |
US5381417A (en) * | 1992-02-25 | 1995-01-10 | Hewlett Packard Company | Circuit testing system |
US5453993A (en) * | 1993-02-16 | 1995-09-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit with clock selecting function |
-
1973
- 1973-10-03 US US924006D patent/UST924006I4/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5023875A (en) * | 1989-05-26 | 1991-06-11 | Hughes Aircraft Company | Interlaced scan fault detection system |
US5381417A (en) * | 1992-02-25 | 1995-01-10 | Hewlett Packard Company | Circuit testing system |
US5453993A (en) * | 1993-02-16 | 1995-09-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit with clock selecting function |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1273706A (en) | Method and apparatus for isolating faults in a digital logic circuit | |
US20060156122A1 (en) | Mask network design for scan-based integrated circuits | |
Thompson et al. | Digital Logic Simulation in a Time-Based, Table-Driven Environment | |
UST924006I4 (en) | Functional test method for asynchronous sequential circuits | |
Wu et al. | An efficient diagnosis-aware ATPG procedure to enhance diagnosis resolution and test compaction | |
US4045736A (en) | Method for composing electrical test patterns for testing ac parameters in integrated circuits | |
US8719651B1 (en) | Scan chain diagnostic using scan stitching | |
Wu et al. | An efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit model | |
Wu et al. | An efficient diagnosis pattern generation procedure to distinguish stuck-at faults and bridging faults | |
Menon et al. | Redundancy removal and simplification of combinational circuits | |
Fujino et al. | An Efficient Test Generation Algorithm Based on Search State Dominance. | |
Pomeranz | On test compaction of broadside and skewed-load test cubes | |
UST930005I4 (en) | Total state condition | |
Lee et al. | An efficient procedure to generate highly compact diagnosis patterns for transition faults | |
Mukherjee et al. | VERIFUL: VERIfication using FUnctional learning | |
Smirnov et al. | Methods for designing electrical equipment for testing VLSI used in aviation digital information systems | |
JP2658857B2 (en) | Equivalent fault extraction method and device | |
CN112649723B (en) | Test simplification method and device under conversion delay fault test compression environment | |
Pomeranz | POSTT: Path-oriented static test compaction for transition faults in scan circuits | |
Rajesh et al. | Automatic test pattern generation for sequential circuits using genetic algorithms | |
Shaik et al. | A graph approach to DFT hardware placement for robust delay fault BIST | |
Dhare et al. | Advanced ATPG based on FAN, testability measures and fault reduction | |
Pomeranz | Static test compaction for transition faults under the hazard-based detection conditions | |
Jiang et al. | Threshold testing: Covering bridging and other realistic faults | |
Kasturirangan et al. | Spectrum-based BIST in complex SOCs |