USRE43265E1 - Reduced output topology for multi-reference switching amplifiers - Google Patents

Reduced output topology for multi-reference switching amplifiers Download PDF

Info

Publication number
USRE43265E1
USRE43265E1 US12/245,579 US24557908A USRE43265E US RE43265 E1 USRE43265 E1 US RE43265E1 US 24557908 A US24557908 A US 24557908A US RE43265 E USRE43265 E US RE43265E
Authority
US
United States
Prior art keywords
circuit
load
resolution data
coarse
function
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US12/245,579
Inventor
Larry Kirn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chartoleaux KG LLC
Original Assignee
JM ELECTRONICS Ltd LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JM ELECTRONICS Ltd LLC filed Critical JM ELECTRONICS Ltd LLC
Priority to US12/245,579 priority Critical patent/USRE43265E1/en
Assigned to JM ELECTRONICS LTD. LLC reassignment JM ELECTRONICS LTD. LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JAM TECHNOLOGIES, INC.
Assigned to JAM TECHNOLOGIES, INC. reassignment JAM TECHNOLOGIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JAM TECHNOLOGIES, L.L.C., KIRN, LARRY
Assigned to JAM TECHNOLOGIES, LLC reassignment JAM TECHNOLOGIES, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIRN, LARRY
Application granted granted Critical
Publication of USRE43265E1 publication Critical patent/USRE43265E1/en
Assigned to CHARTOLEAUX KG LIMITED LIABILITY COMPANY reassignment CHARTOLEAUX KG LIMITED LIABILITY COMPANY MERGER (SEE DOCUMENT FOR DETAILS). Assignors: JM MGMT. GROUP LTD. LLC
Assigned to JM MGMT. GROUP LTD. LLC reassignment JM MGMT. GROUP LTD. LLC CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 025640 FRAME: 0192. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: JAM TECHNOLOGIES, INC
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217Class D power amplifiers; Switching amplifiers
    • H03F3/2173Class D power amplifiers; Switching amplifiers of the bridge type
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217Class D power amplifiers; Switching amplifiers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/38DC amplifiers with modulator at input and demodulator at output; Modulators or demodulators specially adapted for use in such amplifiers

Definitions

  • This invention relates generally to multi-reference switching amplifiers and, in particular, to a simplified output topology associated with such amplifiers.
  • the present invention resides in a method and attendant circuitry for reducing the number of regulatory and switching devices in a multi-reference switching amplifier.
  • multiple independently-modulated effective references are summed at a load through use of both linear and switched control of switching devices.
  • FIG. 1 shows a preferred embodiment of the present invention.
  • switching devices 127 and 128 are modulated by the coarse pulsewidth stream 133 (through AND gate 108 ) and its complement (through transmission gate 110 and inverter 121 ), respectively.
  • Resistor 120 serves to limit output current of differential amplifier 112 . Coarse modulation in this fashion operates exactly as shown in the multi-reference application referenced above.
  • differential amplifier 112 When not disturbed by transmission gate 110 , switching device 127 , or diode 116 , differential amplifier 112 outputs a voltage to cause the output of switching device 128 to equal the reference voltage formed by resistors 123 and 124 .
  • NOR gate 114 turns on diode 116 with the inverse (from inverter 135 ) of the fine pulse width stream from pulse width modulator 105 , forcing switching device 128 to turn on, through the resultant output increase of differential amplifier 112 . This results in switching at the output of switching device 128 between ground and the reference voltage formed by resistors 123 and 124 , inversely modulated by fine-resolution 103 provided to pulse width modulator 105 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

A method and attendant circuitry reduces the number of regulatory and switching devices in a multi-reference switching amplifier. In the preferred embodiment, multiple independently-modulated effective references are summed at a load through use of both linear and switched control of switching devices.

Description

REFERENCE TO RELATED APPLICATION
This application claims priority to U.S. Provisional Patent Application Ser. No. 60/406,207, filed Aug. 27, 2002, the entire content of which is incorporated herein by reference.
FIELD OF THE INVENTION
This invention relates generally to multi-reference switching amplifiers and, in particular, to a simplified output topology associated with such amplifiers.
BACKGROUND OF THE INVENTION
Multi-reference switching amplifiers of the type shown, for example, in PCT application PCT/US99/26691, entitled “Multi-Reference High Accuracy Switching Apparatus,” yield significantly higher instantaneous resolution than standard switching amplifiers. The cost for this performance improvement, however, resides in an additional regulatory device and one or two switching devices (for non-bridged or bridged configurations, respectively) per reference added.
Particularly in cost-sensitive applications, there remains a need for a simplified output topology that retains the function and resolution inherent in multi-reference switching amplifiers.
SUMMARY OF THE INVENTION
The present invention resides in a method and attendant circuitry for reducing the number of regulatory and switching devices in a multi-reference switching amplifier. In the preferred embodiment, multiple independently-modulated effective references are summed at a load through use of both linear and switched control of switching devices.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 shows a preferred embodiment of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
Referring now to FIG. 1, switching devices 125, 126, 127, and 128 form a bridged output known in the art as an “H” bridge. Inductors 129 and 130, in conjunction with capacitor 131, filter switching alias products from the load 132. Note that in this case only four output switching devices are used.
Data separator 101 isolates coarse data 102 and fine data 103 from incoming data stream 100. These data streams 102 and 103 are presented as inputs to pulsewidth modulators 104 and 105, which proportionally convert said coarse data 102 and fine data 103 into modulated coarse pulse stream 133 and fine pulse stream 134, respectively. If the sign 106 of the incoming data stream 100 is high, as indicated by data separator 101, switching device 125 is modulated by the coarse pulsewidth stream 133, through AND gate 107. While the sign 106 is high, transmission gate 109 is activated, forcing the control input of switching device 126 to follow the complement of coarse pulse width stream 133, as inverted by inverter 121. Resistor 119 serves to limit output current of differential amplifier 111.
Conversely, if the indicated sign 106 of the incoming data stream 110 is low; switching devices 127 and 128 are modulated by the coarse pulsewidth stream 133 (through AND gate 108) and its complement (through transmission gate 110 and inverter 121), respectively. Resistor 120 serves to limit output current of differential amplifier 112. Coarse modulation in this fashion operates exactly as shown in the multi-reference application referenced above.
A second reference voltage, proportional to the power supply voltage V+, is formed by the resistor divider 123/124, and input to differential amplifiers 111 and 112. When not disturbed by transmission gate 109, switching device 125, or diode 115, differential amplifier 111 outputs a voltage to cause the output of switching device 126 to equal the reference voltage formed by resistors 123 and 124. When the indicated sign 106 is low, NOR gate 113 turns on diode 115 with the inverse (from inverter 135) of the fine pulsewidth stream from pulsewidth modulator 105, forcing switching device 126 to turn on, through the resultant output increase of differential amplifier 111. This results in switching at the output of switching device 126 between ground and the reference voltage formed by resistors 123 and 124, inversely modulated by fine-resolution 103 provided to pulse width modulator 105.
When not disturbed by transmission gate 110, switching device 127, or diode 116, differential amplifier 112 outputs a voltage to cause the output of switching device 128 to equal the reference voltage formed by resistors 123 and 124. When the indicated sign 106 is high, NOR gate 114 turns on diode 116 with the inverse (from inverter 135) of the fine pulse width stream from pulse width modulator 105, forcing switching device 128 to turn on, through the resultant output increase of differential amplifier 112. This results in switching at the output of switching device 128 between ground and the reference voltage formed by resistors 123 and 124, inversely modulated by fine-resolution 103 provided to pulse width modulator 105.
In the discussion above, coarse-resolution data 102 is used to modulate V+ on one side of load 132, while fine-resolution data 103 is used to modulate the reference voltage formed by resistors 123 and 124 on the other side of load 132, under control of data sign 106. Although summation at the load of multiple references, modulated by appropriate resolutions, directly follows the technique disclosed in the multi-reference application referenced above, note that this is accomplished by the present invention with significantly fewer output switching devices.

Claims (20)

1. In a multi-reference switching amplifier wherein switching devices control power supplied to a load in response to an input data stream having a sign, a simplified output topology, comprising:
first and second independently modulated references, wherein the second one of the references is derived through a voltage divider;
a data separator operative to separate the input data stream into course coarse-resolution data and fine-resolution data;
circuitry for modulating the first one of the references on one side of the load as a function of the coarse-resolution data; and
circuitry for modulating second one of the references on the other side of the load as a function of the fine-resolution data.
2. The simplified output topology of claim 1, wherein the first one of the references is a supply rail.
3. In a multi-reference switching amplifier, wherein switching devices control power supplied to a load, a circuit comprising:
first and second independently modulated references, wherein the second independently modulated reference is derived through a voltage divider;
a data separator operative to separate an input data stream into coarse-resolution data and fine-resolution data;
a first circuit configured to modulate the first independently modulated reference on a first side of the load as a function of the coarse-resolution data; and
a second circuit configured to modulate the second independently modulated reference on a second side of the load as a function of the fine-resolution data.
4. The circuit of claim 3, wherein the first independently modulated reference comprises a supply rail.
5. The circuit of claim 3, wherein the first circuit and the second circuit each comprise a pulsewidth modulation circuit.
6. The circuit of claim 3, wherein the first circuit is configured to modulate the first independently modulated reference on the first side of the load as a function of the coarse-resolution data in response to the input data stream having a first sign, and wherein the first circuit is further configured to modulate the second independently modulated reference on the first side of the load as a function of the fine-resolution data in response to the input data stream having a second sign.
7. The circuit of claim 6, wherein the second circuit is configured to modulate the second independently modulated reference on the second side of the load as a function of the fine-resolution data in response to the input data stream having the first sign, and wherein the second circuit is further configured to modulate the first independently modulated reference on the second side of the load as a function of the coarse-resolution data in response to the input data stream having the second sign.
8. The circuit of claim 7, wherein the first circuit comprises a first plurality of switching devices and the second circuit comprises a second plurality of switching devices.
9. The circuit of claim 8, wherein the data separator is further configured to couple a sign of the input data stream to the first and second circuits.
10. The circuit of claim 9, wherein the first and second circuits each comprise a transmission gate configured to receive the sign of the input data stream, wherein each respective transmission gate is coupled to one of the respective switching devices, and wherein each respective transmission gate is configured to provide the coarse-resolution data to the respective switching device in response to the sign of the input data stream.
11. A method for controlling a multi-reference switching amplifier configured to supply power to a load, the method comprising:
separating an input data stream into coarse-resolution data and fine-resolution data;
dividing a first reference voltage to obtain a second reference voltage;
modulating the first reference voltage on a first side of the load as a function of the coarse-resolution data; and
modulating the second reference voltage on a second side of the load as a function of the fine-resolution data.
12. The method of claim 11, wherein both said acts of occur in response to the input data stream having a first sign, and wherein the method further comprises:
modulating the second reference voltage on the first side of the load as a function of the fine-resolution data; and
modulating the first reference voltage on the second side of the load as a function of the coarse-resolution data.
13. The method of claim 11, further comprising converting the coarse-resolution data and the fine-resolution data into respective pulsewidth modulated pulse streams.
14. The method of claim 11, wherein said modulating the first reference voltage comprises switching the first side of the load between the first reference voltage and ground, and wherein said modulating the second reference voltage comprises switching the second side of the load between the second reference voltage and ground.
15. The method of claim 11, wherein said modulating the first reference voltage comprises using the coarse-resolution data to control a switching device coupled to the first side of the load.
16. The method of claim 11, wherein said modulating the second reference voltage comprises using the fine-resolution data to control a switching device coupled to the second side of the load.
17. A multi-reference switching amplifier configured to supply power to a load, the amplifier comprising:
a first plurality of switching devices configured to couple to a first side of the load;
a second plurality of switching devices configured to couple to a second side of the load;
first and second independently modulated references, wherein the second independently modulated reference is derived through a voltage divider;
a data separator operative to separate an input data stream into coarse-resolution data and fine-resolution data;
a first circuit coupled to the first plurality of switching devices and configured to modulate the first independently modulated reference as a function of the coarse-resolution data; and
a second circuit coupled to the second plurality of switching devices and configured to modulate the second independently modulated reference as a function of the fine-resolution data.
18. The amplifier of claim 17, wherein, in response to the data input stream having a first sign, the first circuit is configured to modulate the first independently modulated reference as a function of the coarse-resolution data and the second circuit is configured to modulate the second reference as a function of the fine-resolution data, and wherein, in response to the input data stream having a second sign, the first circuit is further configured to modulate the second reference as a function of the fine-resolution data and the second circuit is further configured to modulate the first reference as a function of the coarse-resolution data.
19. The amplifier of claim 18, wherein the data separator is further configured to couple the sign of the input data stream to the first and second circuits.
20. The amplifier of claim 18, wherein the first and second circuits each comprise a transmission gate configured to receive the sign of the input data stream, wherein each respective transmission gate is coupled to one of the respective switching devices, and wherein each respective transmission gate is configured to provide the coarse-resolution data to the respective switching device in response to the sign of the input data stream.
US12/245,579 2002-08-27 2008-10-03 Reduced output topology for multi-reference switching amplifiers Expired - Lifetime USRE43265E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/245,579 USRE43265E1 (en) 2002-08-27 2008-10-03 Reduced output topology for multi-reference switching amplifiers

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US40620702P 2002-08-27 2002-08-27
US10/649,035 US7116162B2 (en) 2002-08-27 2003-08-27 Reduced output topology for multi-reference switching amplifiers
US12/245,579 USRE43265E1 (en) 2002-08-27 2008-10-03 Reduced output topology for multi-reference switching amplifiers

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/649,035 Reissue US7116162B2 (en) 2002-08-27 2003-08-27 Reduced output topology for multi-reference switching amplifiers

Publications (1)

Publication Number Publication Date
USRE43265E1 true USRE43265E1 (en) 2012-03-27

Family

ID=32073279

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/649,035 Ceased US7116162B2 (en) 2002-08-27 2003-08-27 Reduced output topology for multi-reference switching amplifiers
US12/245,579 Expired - Lifetime USRE43265E1 (en) 2002-08-27 2008-10-03 Reduced output topology for multi-reference switching amplifiers

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/649,035 Ceased US7116162B2 (en) 2002-08-27 2003-08-27 Reduced output topology for multi-reference switching amplifiers

Country Status (1)

Country Link
US (2) US7116162B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7116162B2 (en) 2002-08-27 2006-10-03 Jam Technologies, Llc Reduced output topology for multi-reference switching amplifiers
US8427235B2 (en) * 2007-04-13 2013-04-23 Advanced Analogic Technologies, Inc. Power-MOSFETs with improved efficiency for multi-channel class-D audio amplifiers and packaging thereof
US8330541B2 (en) 2011-03-01 2012-12-11 Maxim Integrated Products, Inc. Multilevel class-D amplifier

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5438694A (en) 1993-08-09 1995-08-01 Motorola, Inc. Distortion compensation for a pulsewidth-modulated circuit
WO2000028658A1 (en) 1998-11-12 2000-05-18 Larry Kirn Multi-reference, high-accuracy switching amplifier
US6492868B2 (en) 2000-08-14 2002-12-10 Larry Kirn Dynamic range enhancement technique
US6509793B2 (en) 2000-05-19 2003-01-21 Larry Kim Switching amplifier resolution enhancement apparatus and methods
US7116162B2 (en) 2002-08-27 2006-10-03 Jam Technologies, Llc Reduced output topology for multi-reference switching amplifiers

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5438694A (en) 1993-08-09 1995-08-01 Motorola, Inc. Distortion compensation for a pulsewidth-modulated circuit
WO2000028658A1 (en) 1998-11-12 2000-05-18 Larry Kirn Multi-reference, high-accuracy switching amplifier
US6535058B1 (en) 1998-11-12 2003-03-18 Jam Technologies, Llc Multi-reference, high-accuracy switching amplifier
US6509793B2 (en) 2000-05-19 2003-01-21 Larry Kim Switching amplifier resolution enhancement apparatus and methods
US6492868B2 (en) 2000-08-14 2002-12-10 Larry Kirn Dynamic range enhancement technique
US7116162B2 (en) 2002-08-27 2006-10-03 Jam Technologies, Llc Reduced output topology for multi-reference switching amplifiers

Also Published As

Publication number Publication date
US20040070445A1 (en) 2004-04-15
US7116162B2 (en) 2006-10-03

Similar Documents

Publication Publication Date Title
US4164714A (en) Polyphase PDM amplifier
US5929702A (en) Method and apparatus for high efficiency high dynamic range power amplification
EP0474930B1 (en) Amplifying with directly coupled, cascaded amplifiers
JPH10126170A (en) Modulation method for switching amplifier closed loop dual comparator
US6535058B1 (en) Multi-reference, high-accuracy switching amplifier
JP4871398B2 (en) Method and system for increasing the sampling frequency of a switching amplifier
US4462004A (en) Dynamic class-4 FET amplifier
USRE43265E1 (en) Reduced output topology for multi-reference switching amplifiers
US5969571A (en) Pulse duration amplifier system
US6844777B2 (en) Audio amplifier
US5781067A (en) Electronic inductive switching power amplifier
JPS6281804A (en) Switching amplifier
EP0660508A1 (en) High efficiency amplifier with reduced switching distortion
WO2014135823A1 (en) Amplifier circuitry for envelope modulators, envelope modulators incorporating said amplifier circuitry and method of modulating a signal envelope
US6509793B2 (en) Switching amplifier resolution enhancement apparatus and methods
US3986131A (en) Class AB-dual push-pull amplifier
US3624417A (en) High-speed pulse driver for modulators, magnetic memories, and the like, having a complementary push-pull output stage
US20020033732A1 (en) Reference generation technique for multiple-reference amplifier
JP2536393B2 (en) Phase modulator
US6768375B2 (en) Multi-reference high accuracy switching amplifier expansion
US20220302886A1 (en) Audio amplifier
JPH06296118A (en) Power amplifier
JP4499207B2 (en) Charge pump
EP2965422A1 (en) Amplifier circuitry for envelope modulators, envelope modulators incorporating said amplifier circuitry and method of modulating a signal envelope
NL8100440A (en) POWER AMPLIFIER.

Legal Events

Date Code Title Description
AS Assignment

Owner name: JAM TECHNOLOGIES, LLC, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIRN, LARRY;REEL/FRAME:025639/0937

Effective date: 20040219

Owner name: JM ELECTRONICS LTD. LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JAM TECHNOLOGIES, INC.;REEL/FRAME:025640/0192

Effective date: 20071207

Owner name: JAM TECHNOLOGIES, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIRN, LARRY;JAM TECHNOLOGIES, L.L.C.;REEL/FRAME:025640/0091

Effective date: 20071114

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553)

Year of fee payment: 12

AS Assignment

Owner name: CHARTOLEAUX KG LIMITED LIABILITY COMPANY, DELAWARE

Free format text: MERGER;ASSIGNOR:JM MGMT. GROUP LTD. LLC;REEL/FRAME:048417/0590

Effective date: 20150812

Owner name: JM MGMT. GROUP LTD. LLC, DELAWARE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 025640 FRAME: 0192. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:JAM TECHNOLOGIES, INC;REEL/FRAME:048415/0215

Effective date: 20071207