Connect public, paid and private patent data with Google Patents Public Datasets

Stackable ball grid array package

Download PDF

Info

Publication number
USRE43112E1
USRE43112E1 US11438125 US43812506A USRE43112E US RE43112 E1 USRE43112 E1 US RE43112E1 US 11438125 US11438125 US 11438125 US 43812506 A US43812506 A US 43812506A US RE43112 E USRE43112 E US RE43112E
Authority
US
Grant status
Grant
Patent type
Prior art keywords
conductive
semiconductor
substrate
surface
pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US11438125
Inventor
David J. Corisis
Jerry M. Brooks
Walter L. Moden
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Round Rock Research LLC
Original Assignee
Round Rock Research LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0613Square or rectangular array
    • H01L2224/06134Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06136Covering only the central area of the surface to be connected, i.e. central arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0652Bump or bump-like direct electrical connections from substrate to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06527Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06572Auxiliary carrier between devices, the carrier having an electrical connection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586Housing with external bump or bump-like connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01087Francium [Fr]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1433Application-specific integrated circuit [ASIC]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Abstract

A stackable FBGA package is configured such that conductive elements are placed along the outside perimeter of an integrated circuit (IC) device mounted to the FBGA. The conductive elements also are of sufficient size so that they extend beyond the bottom or top surface of the IC device, including the wiring interconnect and encapsulate material, as the conductive elements make contact with the FBGA positioned below or above to form a stack. The IC device, such as a memory chip, is mounted upon a first surface of a printed circuit board substrate forming part of the FBGA. Lead wires are used to attach the IC device to the printed board substrate and encapsulant is used to contain the IC device and wires within and below the matrix and profile of the conductive elements.

Description

RELATED REISSUE APPLICATIONS

More than one reissue application has been filed for the reissue of U.S. Pat. No. 6,738,263. The reissue applications are U.S. application Ser. No. 09/944,512, filed Aug. 30, 2001, now U.S. Pat. No. 6,549,421, issued Apr. 15, 2003, which is a continuation of U.S. application Ser. No. 09/416,249, filed Oct. 12, 1999, now U.S. Pat. No. 6,331,939, issued Dec. 18, 2001, which is a divisional of U.S. application Ser. No. 09/072,101, filed May 4, 1998, now U.S. Pat. No. 6,072,233, issued Jun. 6, 2000.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation reissue application of U.S. application Ser. No. 10/222,243, filed Aug. 16, 2002, now U.S. Pat. No. 6,738,263, issued May 18, 2004, which is a continuation of U.S. application Ser. No. 09/944,512, filed Aug. 30, 2001, pending now U.S. Pat. No. 6,549,421, issued Apr. 15, 2003, which is a continuation of U.S. application Ser. No. 09/416,249, filed Oct. 12, 1999, now U.S. Pat. No. 6,331,939, issued Dec. 18, 2001, which is a divisional of U.S. application Ser. No. 09/072,101, filed May 4, 1998, now U.S. Pat. No. 6,072,233, issued Jun. 6, 2000.

BACKGROUND OF THE INVENTION

The present invention relates generally to packaging semiconductor devices and, more particularly, the present invention relates to fine ball grid array packages that can be stacked to form highly dense components.

Ball grid array (BGA) semiconductor packages are well known in the art. BGA packages typically comprise a substrate, such as a printed circuit board, with a semiconductor die mounted on the top side of the substrate. The semiconductor die has a multitude of bond pads electrically connected to a series of metal traces on the top side of the printed circuit board. The connection between the bond pads and the metal traces is provided by wire bonds electrically and mechanically connected between the two. This series of metal traces is connected to a second series of metal traces on the underside of the printed circuit board through a series of vias. The second series of metal traces each terminate with a connect contact pad where a conductive element is attached. The conductive elements can be solder balls or conductive filled epoxy. The conductive elements are arranged in an array pattern and the semiconductor die and wire bonds are encapsulated with a molding compound.

As chip and grid array densities increase, the desire in packaging semiconductor chips has been to reduce the overall height or profile of the semiconductor package. The use of BGAs has allowed for this reduction of profile as well as increased package density. Density reduction has been achieved by utilizing lead frames, such as lead-over chips, in order to increase the densities as well as to branch out into being able to stack units one on top another.

One example of a lead chip design in a BGA package is shown in U.S. Pat. No. 5,668,405, issued Sep. 16, 1997. This patent discloses a semiconductor device that has a lead frame attached to the semiconductor chip. Through holes are provided that allow for solder bumps to connect via the lead frame to the semiconductor device. This particular reference requires several steps of attaching the semiconductor device to the lead frame, then providing sealing resin, and then adding a base film and forming through holes in the base film. A cover resin is added before solder bumps are added in the through holes to connect to the lead frame. This particular structure lacks the ability to stack devices one on top another.

U.S. Pat. No. 5,677,566, issued Oct. 14, 1997, and commonly assigned to the assignee of the present invention, discloses a semiconductor chip package that includes discrete conductive leads with electrical contact bond pads on a semiconductor chip. The lead assembly is encapsulated with a typical encapsulating material and electrode bumps are formed through the encapsulating material to contact the conductive leads. The electrode bumps protrude from the encapsulating material for connection to an external circuit. The semiconductor chip has the bond leads located in the center of the die, thus allowing the conductive leads to be more readily protected once encapsulated in the encapsulating material. Unfortunately, this particular assembly taught in the '566 patent reference also lacks the ability to stack one semiconductor device on top another.

Attempts have been made to stack semiconductor devices in three dimensional integrated circuit packages. One such design is disclosed in U.S. Pat. No. 5,625,221, issued Apr. 29, 1997. This patent discloses a semiconductor package assembly that has recessed edge portions that extend along at least one edge portion of the assembly. An upper surface lead is exposed therefrom and a top recess portion is disposed on a top surface of the assembly. A bottom recess portion is disposed on the bottom surface of the assembly such that when the assembly is used in fabricating a three-dimensional integrated circuit module, the recessed edge portion accommodates leads belonging to an upper semiconductor assembly to provide electrical interconnection therebetween. Unfortunately, the assembly requires long lead wires from the semiconductor chip to the outer edges. These lead wires add harmful inductance and unnecessary signal delay and can form a weak link in the electrical interconnection between the semiconductor device and the outer edges. Further, the device profile is a sum of the height of the semiconductor die, the printed circuit board to which it is bonded, the conductive elements, such as the solder balls, and the encapsulant that must cover the die and any wire bonds used to connect the die to the printed circuit board. So, reducing the overall profile is difficult because of the geometries required in having the lead pads on the semiconductor chip along the outer periphery with extended lead wires reaching from the chip to the outer edges.

Another stacked arrangement of semiconductor devices on a substrate interconnected by pins is illustrated in U.S. Pat. Nos. 5,266,912 and 5,400,003. However, the height of the stacked package is limited by the length of the pin connections between the individual multi-chip modules or printed circuit boards.

Accordingly, what is needed is a ball grid array package that allows stacking of packages on one another. This stackable package would have a lower profile than otherwise provided in the prior art and would reduce the number of steps in the assembly of the package.

SUMMARY OF THE INVENTION

According to the present invention, a stackable fine ball grid array (FBGA) package is disclosed that allows the stacking of one array upon another. This stackable FBGA package is configured such that conductive elements are placed along the outside perimeter of a semiconductor device (integrated circuit (IC) device) mounted to the FBGA. The conductive elements also are of sufficient size so that they extend beyond the bottom or top surface of the IC device. Wire interconnect connects the IC device in a way that does not increase the overall profile of the package. Encapsulating material protects both the IC device and the wire interconnect as the conductive elements make contact with the FBGA positioned below or above to form a stack. The IC device, such as a memory chip, is mounted upon a first surface of a printed circuit board substrate forming part of the FBGA. Lead wires, or wire interconnect, are used to attach the IC device to the printed circuit board substrate and an encapsulant is used to contain the IC device and wires within and below the matrix and profile of the conductive elements.

Additionally, certain pins on the FBGA in the stack require an isolated connection to the PC board. An example of such a requirement is when an activation signal for a particular IC device within the stack must be sent solely to that device and not to any of the other devices within the stack. This isolated connection connects to an adjacent ball on a different FBGA stack above or below that particular isolated connection since in common pin layouts of the devices are stacked together, and each device requires an isolated connection to the PC board. This provides for a stair step connection from the bottom of the FBGA stacked array to the top that allows each device, from the bottom one to the top one, to have an isolated connection from each other. This allows IC devices to be stacked one upon the other while maintaining a unique pin out for each pin required in the stack.

Further, the FBGA of the present invention keeps the wire lengths between the IC device and the conductors of the PC board to a minimum for the control of the impedance of the conductors.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

FIG. 1 depicts a schematic cross-sectional representation of a stacked array of FBGAs according to the present invention;

FIG. 2 depicts a top plan view of a representative circuit board as used in the array of FIG. 1;

FIG. 3 depicts a perspective view of a printed circuit board having traces connected one to another with vias and contact through holes;

FIG. 4 depicts a perspective view of a pair of different printed circuit boards having an electrical connection extending from one location on one board to another location on the second board;

FIG. 5 depicts a perspective view of multiple PC boards interconnected in a manner according to the present invention;

FIG. 6 is an alternative embodiment of a stackable array according to the present invention;

FIG. 7 depicts another embodiment where the ball grid array matrix extends below the semiconductor device;

FIG. 8 depicts a bottom plan view of an FBGA device found in FIG. 1;

FIG. 9 is a schematic diagram of a view of a printed circuit board having a mounted IC with wire leads attaching the bond pads of the IC to the bond pads of the printed circuit board;

FIG. 10 is a cross-sectional view of a portion of a printed circuit board illustrating the pin and connection therebetween;

FIG. 11 is a cross-sectional view of portions of printed circuit boards illustrating the pins and connections therebetween; and

FIG. 12 is a block diagram of an electronic system incorporating the FBGA module of FIG. 1.

DETAILED DESCRIPTION OF THE INVENTION

Referring to drawing FIG. 1, illustrated in a cross-sectional view is a plurality of fine ball grid array (FBGA) packages 10 in a stacked arrangement. Each FBGA package 10 is stacked one upon another via a matrix of conductive elements or solder balls 28 having a first height. Each FBGA package 10 includes a substrate 12 that has conductive traces formed both on the top surface and the bottom surface. Substrate 12 may be formed from an organic epoxy-glass resin base material, such as bismaleimide-triazin (BT) resin or FR-4 board, but is not limited thereto. Other carrier substrate materials well known to those skilled in the art may also be utilized instead, such as, for example, either a ceramic or silicon substrate.

FBGA package 10 further comprises an integrated circuit or semiconductor die 14 attached to a die attach pad 16 formed on the upper surface of substrate 12. Semiconductor die 14 is attached to die attach pad 16 using a dielectric adhesive that is nonconductive and has a thermal coefficient of expansion (TCE) that closely matches that of the semiconductor die 14. The adhesive can be any type of epoxy resin or other polymer adhesives typically used for such purposes. Alternately, the die attach pad 16 may be formed of double sided, adhesively coated tape, such as an adhesively coated Kapton™ tape or the like. The semiconductor die 14 is formed having a plurality of bond pads 18 that is formed on the active surface thereof which mates with die attach pad 16 of the substrate 12. Each bond pad of the plurality of bond pads 18 aligns with a corresponding aperture 24 in substrate 12. Each bond pad of the plurality of bond pads 18 is electrically connected to terminal pads 20 that are on the surface of substrate 12. Wire bonds 22 are used to form the connections between the plurality of bond pads 18 on the semiconductor die 14 and the terminal pads 20 of the substrate 12 wherein the wire bonds 22 pass through an aperture 24 formed in the substrate 12. A portion of semiconductor die 14 where the bond pads 18 are located, along with the cavity formed by aperture 24, is covered by an encapsulating material 26. Encapsulating material 26 covers or seals bond pads 18, terminal pads 20, and wire bonds 22 to protect them from dust, moisture, and any incidental contact. The encapsulating material 26 has a second height, the second height being less than the first height of the conductive elements 28.

Conductive elements 28 are attached or bonded to conductive traces 30 (see FIG. 2) of substrate 12. Conductive elements 28 may be selected from acceptable bonding substances such as solder balls, conductive or conductor-filled epoxy, and other substances known to those skilled in the art. The conductive elements 28, which, for example, are solder balls, may be attached, as is known in the art, by coating the solder balls or bond areas or both with flux, placing the solder balls 28 on the conductive traces 30 with conventional ball placing equipment and reflowing the balls in place using an infrared or hot air reflow process. The excess flux is then removed with an appropriate cleaning agent. In this way, the solder balls 28 are electrically and mechanically connected to the conductive leads to form the external electrodes. Other processes may also be used to form external electrodes. For example, the electrodes may be “plated up” using conventional plating techniques rather than using solder balls as described above. The completed FBGA packages 10 can then be attached to a printed circuit board or the like using conventional surface mount processes and equipment. Likewise, each FBGA package 10 can be mounted one on top another, stacked, as is illustrated in drawing FIG. 1. Solder balls 28 may have a diameter of approximately 0.6 mm with a pitch P that is 0.80 mm. The profile for each FBGA package 10, as measured from the bottom of solder balls 28 to the top of the semiconductor die, may range from 1.0 mm to 1.22 mm.

Next, as illustrated in drawing FIG. 2, is a top plan view of the bottom surface of substrate 12. This bottom surface includes pass-through aperture 24 where the wire bonds (not shown) are attached to terminal pads 20. Each terminal pad 20 is connected to a metal conductive trace 30, which further connects to a conductive element pad 32. Conductive element pads 32 are placed on either side of substrate 12 and are located where the conductive elements 28 of drawing FIG. 1 are mounted. Additionally, as conductive element pads 32 are placed on the opposite side of substrate 12, they provide a pass-through connection for the stacking of FBGA packages 10 as shown in drawing FIG. 1. Conductive traces 30 are electrically connected to conductive traces on the opposite side (not shown) using vias 34. Conductive traces 30 may be comprised of electrically conductive material such as copper or copper plated with gold. While conductive traces 30 are illustrated in drawing FIG. 2 on the top and bottom of the substrate 12, other conductive traces 30 (not shown) may be located in the substrate 12 along with other vias 34 therein and conductive element pads 32 in addition to those illustrated. Depicted in drawing FIG. 3 is a perspective view of a three dimensional drawing of how conductive traces 30 may be laid out on both the top surface and bottom surface of substrate 12. Additionally, the conductive element pads 32 are also shown to provide connection on either side of substrate 12. Conductive traces 30 are on both sides connected using vias 34 as well as the conductive elements pads 32. The conductive traces 30 are also connected to terminal pads 20. The aperture 24 through substrate 12 may be any desired size in relation to the semiconductor die 14 as may be necessary. Also, the substrate 12 may have portions thereof removed after the mounting of the semiconductor die 14 thereon.

Depicted in drawing FIG. 4 is an expanded view of the three-dimensional arrangement of substrates 12 achieved using the pass-through holes or vias 34 in conjunction with conductive traces 30 of the substrates 12 to form a stacked arrangement. A first substrate 12 is provided to connect to a second substrate 42. The connection occurs at conductive element pad 32 on substrate 12 and a like conductive element pad 44 on second substrate 42. Next, conductive element pad 44 on second substrate 42 connects to a conductive trace 30 on the surface of second substrate 42, which then passes from one side of second substrate 42 using via 34 to connect to a bond pad on the opposite side of second substrate 42. Referring to drawing FIG. 5, depicted is the manner in which the stepping of conductive traces can continue to yet another level. Referring to drawing FIG. 5, depicted is a third conductive substrate 52 placed below substrate 12 having additional conductive element pads 32 on either side thereof that provide connection to the adjacent substrate 12, which then, in turn, provides connection to second substrate 42. The arrows represent the plane connection on semiconductor packages yet to be added.

Referring to drawing FIG. 6, depicted is an alternative embodiment of the invention where a semiconductor die 14 is mounted on the upper surface of substrate 12. Wire bonds 22 are then used to connect the bond pads 18 on the active surface of the semiconductor die 14 to the terminal pads 20 of substrate 12. Encapsulating material 26 is then provided to cover the semiconductor die 14, wire bonds 22, bond pads 18 and terminal pads 20. Next, conductive elements 28 are then mounted on the upper surface of substrate 12 around the perimeter of semiconductor die 14. As illustrated, this arrangement allows the stacking of multiple die packages 60. It is understood that the substrate 12 includes circuitry and vias (not shown) as described hereinbefore in drawing FIGS. 2 through 5.

A third embodiment of the present invention is depicted in drawing FIG. 7. Referring to drawing FIG. 7, shown in a cross-sectional diagram is the manner in which a semiconductor die 14 can extend near to the peripheral edges of substrate 12. In this case, conductive elements 28 are no longer outside the perimeter of semiconductor die 14. Again, wire bonds 22 interconnect bond pads 18 of the semiconductor die 14 to terminal pads 20 on substrate 12. Encapsulating material 26 is utilized to cover the aperture 24, the bond pads 18, terminal pads 20, and wire bonds 22. This particular arrangement of the substrate 12 and semiconductor die 14 may be used as either a bottom level or as a top level in a stacked array, typically, with the use of an interposer.

Referring to drawing FIG. 8, depicted is a bottom plan view of a semiconductor package 10 as illustrated in drawing FIG. 1. In this example, substrate 12 has a plurality of solder balls 28 mounted along the perimeter of semiconductor die 14, which is shown in outline form. The conductive elements 28 form a connective matrix for connecting to the top surface of another substrate 12 or to the top surface of a carrier substrate that provides external electrical connectivity for the module. Encapsulating material 26 covers the wire leads and bonding pads on either substrate 12 or semiconductor die 14.

Referring to drawing FIG. 9, illustrated is a schematic diagram of a sample pin and trace layout having isolated connection pads used to connect to the conductive elements 28. As shown, semiconductor die bond pads 18 are aligned in a row down the center of the semiconductor die 14. Wire bonds 22 interconnect bond pads 18 of the semiconductor die 14 to the terminal pads 20 of the substrate 12. From terminal pads 20, conductive traces 30 interconnect conductive elements 28. As can be seen, selected conductive elements 28 have no connection to any of the conductive traces 30 or terminal pads 20 on the substrate 12. These conductive element areas, grouped as 29 and 31, illustrate how certain connections are isolated from that particular semiconductor die 14 mounted on that particular substrate 12. These isolated conductive element areas 29 and 31 allow interconnection among other packages 10 (not shown) stacked one on top of the other within the stacked package arrangement of drawing FIG. 1. The use of selected isolated pins allows for each semiconductor die 14 within the stacked array of packages 10 to have a unique pin out for selected pins on each layer of packages 10. For example, in a memory package of like semiconductor dies 14 stacked in an array, each semiconductor die 14 requires a select pin that is separate from all other select pins of the other semiconductor dies 14 within the array and that connects to a unique pin in the final pin out configuration. The stackable BGA packages are useful in many types of electronic systems including SDRAM, EDO RAM, video RAM, cache memory, and Read-Only Memory (ROM), as well as microprocessors, application specific integrated circuits (ASIC), digital signal processors, flash memories, electrically erasable programmable read only memory (EEPROM), among others.

Referring to drawing FIG. 10, a connection terminal 100 is illustrated of substrate 12 having conductive traces 30 thereon and therein. The substrate 12 includes conductive traces 30 and an insulator material therebetween, thereby providing the ability of controlling the impedance of the conductive traces 30 having semiconductor die 14 connected thereto by wire bonds 22. The connection terminals 127 include a connection pin 141 which is connected to one of the conductive traces 30. Circuitry in intermediate layers of the substrate 12 extend through apertures 24 in order to permit all connections of the connection pins 141 to be effected through the top of the substrate 12. The terminals include a shield 143, which is separated from the connection pin 141 by an isolation spacer 145. The isolation spacer 145 may be of any material, preferably a dielectric, provided that the isolation spacer 145 permits impedance matched connection through the connection terminals 127. Impedance matching is commonly used for signal transfer applications in which the impedance between signal carrying conductors is a predetermined value per unit length. Changes in length will result in proportional (inverse) changes in impedance, but not changes in the impedance expressed per unit length. The consistent impedance per unit length, colloquially referred to as “impedance value,” results in signal matching. This is of interest as operating frequencies exceed those at which unmatched circuits are effective. The use of impedance matched conductors in the present invention of the conductive traces 30, wire bonds 22, and connection terminals 127 therefore facilitates the fabrication of circuits which are inherently impedance matched as desired. Matched impedance is thereby able to reduce spurious signals between semiconductor dies 14, reduce circuit discontinuities, and allow connection circuitry to be designed while controlling the establishment of critical timing paths between components, such as semiconductor dies 14.

Referring to drawing FIG. 11, the connection terminals 127 permit the stacking of the substrate 12 with connections formed by connection pins 141.

Referring to drawing FIG. 12, depicted is an electronic system 130 that includes an input device 132 and an output device 134 coupled to a processor device 136, which, in turn, is coupled to a memory module 138 incorporating the exemplary stackable FBGA package 10 and various embodiments thereof as illustrated in drawing FIGS. 1 through 9. Likewise, even processor device 136 may be embodied in a stackable array package 10 comprising a microprocessor, a first level cache memory, and additional ICs, such as a video processor, an audio processor, or a memory management processor, but not limited thereto.

There has been shown and described a novel semiconductor chip package that is stackable and has a lower profile over that of the prior art. The particular embodiments shown in the drawings and described herein are for purposes of example and are not to be construed to limit the invention as set forth in the pending claims. Those skilled in the art may know numerous uses and modifications of the specific embodiments described without departing from the scope of the invention. The process steps described may, in some instances, be formed in a different order or equivalent structures and processes may be substituted for various structures and processes described.

Claims (26)

1. A computer system having an input device, an output device, a processor connected to said input device and said output device, and a memory connected to said processor, comprising:
said memory comprising a memory module connected to said processor, said memory module including:
a ball grid array, comprising:
a printed circuit board substrate having a first surface, a second surface, and an aperture, said first surface including a plurality of conductive element pads, at least one conductive element pad on said second surface and at least one terminal pad on said second surface;
a memory semiconductor device-mounted within a first perimeter of said first surface of said printed circuit board substrate and having at least one bond pad;
at least one wire bond connected to said at least one bond pad on said memory semiconductor device and said at least one terminal pad on said second surface of said printed circuit board substrate while passing through said aperture;
a material placed along said aperture, on said at least one bond pad, said at least one terminal pad, and said at least one wire bond, forming a first profile height; and
a plurality of conductive elements, mounted along a second perimeter of said second surface, said second perimeter being greater than said first perimeter, and coupled to said at least one conductive element pad on said second surface, said plurality of conductive elements having a second profile height greater than said first profile height.
2. The computer system according to claim 1, wherein a first part of each conductive element of said plurality of conductive elements aligns in a first parallel row having a first pitch spacing.
3. The computer system according to claim 2, wherein a second part of each conductive element of said plurality of conductive elements aligns in a second parallel row having a second pitch spacing.
4. The computer system according to claim 1, wherein said material has a second profile height less than said first profile height.
5. The computer system according to claim 1, wherein said at least one conductive element pad is connected to said at least one bond pad through said printed circuit board substrate.
6. The computer system according to claim 1, wherein at least one conductive element of said plurality of conductive elements is isolated.
7. A method of forming a stacked semiconductor assembly, comprising:
providing a plurality of semiconductor substrates each having a first surface, a second surface, at least one aperture, a plurality of terminal pads on the second surface adjacent the at least one aperture, the terminal pads coupled to conductive element pads on the second surface by conductive traces on the second surface, and a plurality of conductive element pads on the second surface;
mounting a respective semiconductor die having a perimeter on the first surface of each of the semiconductor substrates, the semiconductor dies having bond pads on a front surface disposed on the first surface of the respective substrates, the bond pads overlying the at least one aperture in the respective substrates;
connecting at least one bond pad of each of the semiconductor dies to at least one of the conductive element pads on the second surface of the respective substrate by connecting one end of a bond wire to a bond pad, extending the bond wire through the at least one aperture, and connecting the opposite end of the bond wire to one of the terminal pads on the second surface on the respective substrates;
covering the bond wires and the portion of the semiconductor dies overlying the at least one aperture of each substrate with an encapsulant material, the encapsulant material being disposed in the aperture and projecting beyond the second surface of the respective semiconductor substrate at a first profile height;
providing a plurality of conductive elements mounted on the conductive element pads on the second surface of each substrate, the conductive element pads forming a second perimeter on the substrate that is greater than a first perimeter, the conductive elements having a second profile height with respect to the second surface of the respective substrate that is greater than the first profile height, wherein the encapsulant material at the first profile height projects beyond the second surface of the semiconductor substrate such that the encapsulant material is substantially colinear with pairs of the conductive elements that are aligned with a central portion of the second perimeter; and
aligning each of the semiconductor substrates in the plurality and positioning the substrates one atop the other such that the conductive elements mounted on the second surface of a first semiconductor substrate of the plurality aligns with and couples to the conductive element pads on the first surface of a second semiconductor substrate of the plurality of substrates, to form a vertically stacked assembly.
8. The method of forming the stacked semiconductor assembly of claim 7, wherein providing a plurality of conductive elements further comprises providing solder balls.
9. The method of forming the stacked semiconductor assembly of claim 7, wherein mounting a semiconductor die further comprises forming a die attach pad on the first surface of each of the plurality of semiconductor substrates for receiving the respective semiconductor die.
10. The method of claim 9, wherein forming a die attach pad further comprises forming an epoxy layer that is a dielectric.
11. The method of claim 9, wherein forming a die attach pad further comprises forming a layer of adhesive and tape wherein the tape is a dielectric.
12. The method of claim 11, wherein providing the tape further comprises providing a tape with an aperture that aligns with the aperture in the substrate.
13. The method of claim 7, wherein mounting the semiconductor dies further comprises providing, for at least one of the semiconductor dies, a memory device.
14. The method of claim 13, wherein mounting the semiconductor dies comprises mounting at least one dynamic memory device.
15. The method of claim 13, wherein mounting a semiconductor die comprises mounting at least one EPROM device.
16. The method of claim 15, wherein mounting an EPROM device comprises mounting a FLASH device.
17. The method of claim 7, wherein mounting the semiconductor dies comprises providing a memory device for each of the semiconductor dies.
18. The method of claim 7, wherein mounting the semiconductor dies further comprises providing semiconductor dies having bond pads located in the center portion.
19. The method of claim 18, wherein providing the substrates with an aperture comprises providing a substrate with a centrally located aperture.
20. The method of claim 7, wherein providing the substrates with an aperture comprises providing a substrate with a centrally located aperture.
21. A method of forming a substrate for use in a stacked semiconductor ball grid array assembly, comprising:
providing a substrate having a first surface, a second surface, and an aperture, providing a plurality of conductive element pads on the first and second surfaces, providing terminal pads located adjacent the aperture on the second surface, providing conductive traces located on the second surface and electrically coupled to at least one of the terminal pads and to at least one of the conductive elements pads, and providing conductive vias extending through the substrate and coupling at least one of the conductive element pads on the first surface to at least one of the conductive element pads on the second surface;
disposing a semiconductor die on the first surface of the substrate, the semiconductor die having a perimeter that is less than the perimeter on the first surface, the semiconductor die having bond pads that are placed over the aperture;
disposing conductive elements on a perimeter on at least some of the conductive element pads on the second surface and electrically coupling these conductive elements to at least some of the conductive element pads on the first surface through the conductive vias, the conductive elements having a conductive element profile height with respect to the second surface;
connecting the bond pads of the semiconductor die to at least one of the terminal pads on the second surface of the substrate by connecting a first end of a bond wire to at least one of the bond pads, extending the bond wire through the aperture, and coupling a second end of the bond wire to at least one of the terminal pads; and
disposing encapsulant material over the second surface of the substrate and in the aperture such that the encapsulant material covers the bond wires and a portion of the semiconductor die exposed by the aperture, the encapsulant material projecting beyond the second surface of the substrate at an encapsulant profile height, wherein the encapsulant profile height is less than the conductive element profile height,
wherein the encapsulant material projects beyond the second surface such that the encapsulant material is substantially colinear with pairs of the conductive elements that are aligned with a central portion of the second perimeter.
22. The method of claim 21, and further comprising disposing conductive elements forming a perimeter on the conductive element pads on the second surface and electrically coupling to at least one of the terminal pads on the second surface via the conductive traces on the second surface, the conductive elements having a conductive element profile height.
23. The method of claim 21, and further comprising providing a die attach pad of dielectric material on the first surface of the substrate and located within the perimeter, the die attach pad for receiving a semiconductor device with bond pads to be placed over the aperture in the substrate, the die attach pad having an opening that aligns with the aperture in the substrate.
24. The method of claim 21, wherein disposing conductive elements further comprises forming solder balls on the conductive element pads.
25. The method of claim 21, and further comprising providing additional conductive element pads on the second surface which are coupled to conductive element pads on the first surface, by forming conductive traces on each surface and coupling the traces to conductive vias through the substrate, wherein at least some of these additional conductive element pads provide an electrically isolated path coupling a conductive element pad on the first surface to a conductive element pad on the second surface that is electrically isolated from any terminal pads on the substrate.
26. The method of claim 21, wherein disposing the die on the first surface of the substrate further comprises forming a die attach pad on the substrate for receiving the semiconductor die having a thickness and mounting a semiconductor die on the die attach, the semiconductor die having a thickness, the combined thicknesses of the semiconductor die and the die attach pad forming a height with respect to the first surface of the substrate that is less than the conductive element profile height.
US11438125 1998-05-04 2006-05-18 Stackable ball grid array package Active USRE43112E1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US09072101 US6072233A (en) 1998-05-04 1998-05-04 Stackable ball grid array package
US09416249 US6331939B1 (en) 1998-05-04 1999-10-12 Stackable ball grid array package
US09944512 US6549421B2 (en) 1998-05-04 2001-08-30 Stackable ball grid array package
US10222243 US6738263B2 (en) 1998-05-04 2002-08-16 Stackable ball grid array package
US11438125 USRE43112E1 (en) 1998-05-04 2006-05-18 Stackable ball grid array package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11438125 USRE43112E1 (en) 1998-05-04 2006-05-18 Stackable ball grid array package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10222243 Reissue US6738263B2 (en) 1998-05-04 2002-08-16 Stackable ball grid array package

Publications (1)

Publication Number Publication Date
USRE43112E1 true USRE43112E1 (en) 2012-01-17

Family

ID=26753003

Family Applications (1)

Application Number Title Priority Date Filing Date
US11438125 Active USRE43112E1 (en) 1998-05-04 2006-05-18 Stackable ball grid array package

Country Status (1)

Country Link
US (1) USRE43112E1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110074029A1 (en) * 2007-02-01 2011-03-31 Naomi Masuda Flip-chip package covered with tape

Citations (157)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6433419B1 (en)
US3648131A (en) 1969-11-07 1972-03-07 Ibm Hourglass-shaped conductive connection through semiconductor structures
US4199777A (en) 1976-02-02 1980-04-22 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same
US4371912A (en) 1980-10-01 1983-02-01 Motorola, Inc. Method of mounting interrelated components
US4446477A (en) 1981-08-21 1984-05-01 Sperry Corporation Multichip thin film module
US4483067A (en) 1981-09-11 1984-11-20 U.S. Philips Corporation Method of manufacturing an identification card and an identification manufactured, for example, by this method
US4505799A (en) 1983-12-08 1985-03-19 General Signal Corporation ISFET sensor and method of manufacture
US4638348A (en) 1982-08-10 1987-01-20 Brown David F Semiconductor chip carrier
US4649418A (en) 1982-09-27 1987-03-10 U.S. Philips Corporation Data card and method of manufacturing same
US4725924A (en) 1985-04-10 1988-02-16 Em Microelectronic-Marin Sa Electronic unit especially for microcircuit cards and card comprising such a unit
US4731645A (en) 1982-05-14 1988-03-15 U.S. Philips Corporation Connection of a semiconductor to elements of a support, especially of a portable card
US4761681A (en) 1982-09-08 1988-08-02 Texas Instruments Incorporated Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration
US4829666A (en) 1980-05-20 1989-05-16 Gao Gesellschaft Fur Automation Und Organisation Mbh Method for producing a carrier element for an IC-chip
US4841355A (en) 1988-02-10 1989-06-20 Amdahl Corporation Three-dimensional microelectronic package for semiconductor chips
US4868712A (en) 1987-02-04 1989-09-19 Woodman John K Three dimensional integrated circuit package
US4899107A (en) 1988-09-30 1990-02-06 Micron Technology, Inc. Discrete die burn-in for nonpackaged die
US4931853A (en) 1986-05-20 1990-06-05 Kabushiki Kaisha Toshiba IC card and method of manufacturing the same
US4954458A (en) 1982-06-03 1990-09-04 Texas Instruments Incorporated Method of forming a three dimensional integrated circuit structure
US4956694A (en) 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
US4975765A (en) 1988-07-22 1990-12-04 Contraves Ag Highly integrated circuit and method for the production thereof
US4992850A (en) 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded simm module
US4992849A (en) 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded board multiple integrated circuit module
US4996587A (en) 1989-04-10 1991-02-26 International Business Machines Corporation Integrated semiconductor chip package
US5012323A (en) 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5022580A (en) 1988-03-16 1991-06-11 Plessey Overseas Limited Vernier structure for flip chip bonded devices
US5041396A (en) 1989-07-18 1991-08-20 Vlsi Technology, Inc. Reusable package for holding a semiconductor chip and method for reusing the package
US5043794A (en) 1990-09-24 1991-08-27 At&T Bell Laboratories Integrated circuit package and compact assemblies thereof
US5048179A (en) 1986-05-23 1991-09-17 Ricoh Company, Ltd. IC chip mounting method
US5063177A (en) 1990-10-04 1991-11-05 Comsat Method of packaging microwave semiconductor components and integrated circuits
US5068205A (en) 1989-05-26 1991-11-26 General Signal Corporation Header mounted chemically sensitive ISFET and method of manufacture
US5075253A (en) 1989-04-12 1991-12-24 Advanced Micro Devices, Inc. Method of coplanar integration of semiconductor IC devices
US5086018A (en) 1991-05-02 1992-02-04 International Business Machines Corporation Method of making a planarized thin film covered wire bonded semiconductor package
US5099309A (en) 1990-04-30 1992-03-24 International Business Machines Corporation Three-dimensional memory card structure with internal direct chip attachment
US5107329A (en) 1988-02-26 1992-04-21 Hitachi, Ltd. Pin-grid array semiconductor device
US5107328A (en) 1991-02-13 1992-04-21 Micron Technology, Inc. Packaging means for a semiconductor die having particular shelf structure
US5128831A (en) 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5138434A (en) 1991-01-22 1992-08-11 Micron Technology, Inc. Packaging for semiconductor logic devices
US5155067A (en) 1991-03-26 1992-10-13 Micron Technology, Inc. Packaging for a semiconductor die
US5188984A (en) 1987-04-21 1993-02-23 Sumitomo Electric Industries, Ltd. Semiconductor device and production method thereof
US5191511A (en) 1991-02-08 1993-03-02 Kabushiki Kaisha Toshiba Semiconductor device including a package having a plurality of bumps arranged in a grid form as external terminals
US5200363A (en) 1990-12-20 1993-04-06 Robert Bosch Gmbh Method for manufacturing a semiconductor package including a glass support
US5216278A (en) 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5218234A (en) 1991-12-23 1993-06-08 Motorola, Inc. Semiconductor device with controlled spread polymeric underfill
US5222014A (en) 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
US5231304A (en) 1989-07-27 1993-07-27 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
US5239198A (en) 1989-09-06 1993-08-24 Motorola, Inc. Overmolded semiconductor device having solder ball and edge lead connective structure
US5239447A (en) 1991-09-13 1993-08-24 International Business Machines Corporation Stepped electronic device package
US5258330A (en) 1990-09-24 1993-11-02 Tessera, Inc. Semiconductor chip assemblies with fan-in leads
US5266912A (en) 1992-08-19 1993-11-30 Micron Technology, Inc. Inherently impedance matched multiple integrated circuit module
US5286679A (en) 1993-03-18 1994-02-15 Micron Technology, Inc. Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer
US5291062A (en) 1993-03-01 1994-03-01 Motorola, Inc. Area array semiconductor device having a lid with functional contacts
US5293068A (en) 1990-02-01 1994-03-08 Hitachi, Ltd. Semiconductor device
US5294750A (en) 1990-09-18 1994-03-15 Ngk Insulators, Ltd. Ceramic packages and ceramic wiring board
US5299092A (en) 1991-05-23 1994-03-29 Hitachi, Ltd. Plastic sealed type semiconductor apparatus
US5311401A (en) 1991-07-09 1994-05-10 Hughes Aircraft Company Stacked chip assembly and manufacturing method therefor
US5313096A (en) 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5326428A (en) 1993-09-03 1994-07-05 Micron Semiconductor, Inc. Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability
US5343106A (en) 1991-06-07 1994-08-30 Robert Bosch Gmbh Small size electric motor with housing provided with opening
US5346861A (en) 1990-09-24 1994-09-13 Tessera, Inc. Semiconductor chip assemblies and methods of making same
US5346859A (en) 1991-05-30 1994-09-13 Mitsubishi Denki Kabushiki Kaisha Method for fabricating a full press-pack type semiconductor device
US5360942A (en) 1993-11-16 1994-11-01 Olin Corporation Multi-chip electronic package module utilizing an adhesive sheet
US5373189A (en) 1992-08-13 1994-12-13 Commissariate A L'energie Atomique Three-dimensional multichip module
US5384689A (en) 1993-12-20 1995-01-24 Shen; Ming-Tung Integrated circuit chip including superimposed upper and lower printed circuit boards
US5397921A (en) 1993-09-03 1995-03-14 Advanced Semiconductor Assembly Technology Tab grid array
US5397917A (en) 1993-04-26 1995-03-14 Motorola, Inc. Semiconductor package capable of spreading heat
US5419807A (en) 1993-09-03 1995-05-30 Micron Technology, Inc. Method of providing electrical interconnect between two layers within a silicon substrate, semiconductor apparatus, and method of forming apparatus for testing semiconductor circuitry for operability
US5420460A (en) 1993-08-05 1995-05-30 Vlsi Technology, Inc. Thin cavity down ball grid array package based on wirebond technology
US5422514A (en) 1993-05-11 1995-06-06 Micromodule Systems, Inc. Packaging and interconnect system for integrated circuits
US5426072A (en) 1993-01-21 1995-06-20 Hughes Aircraft Company Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate
US5434106A (en) 1989-12-22 1995-07-18 Texas Instruments Incorporated Integrated circuit device and method to prevent cracking during surface mount
US5434452A (en) 1993-11-01 1995-07-18 Motorola, Inc. Z-axis compliant mechanical IC wiring substrate and method for making the same
US5454161A (en) 1993-04-29 1995-10-03 Fujitsu Limited Through hole interconnect substrate fabrication process
US5468999A (en) 1994-05-26 1995-11-21 Motorola, Inc. Liquid encapsulated ball grid array semiconductor device with fine pitch wire bonding
US5473512A (en) 1993-12-16 1995-12-05 At&T Corp. Electronic device package having electronic device boonded, at a localized region thereof, to circuit board
US5474957A (en) 1994-05-09 1995-12-12 Nec Corporation Process of mounting tape automated bonded semiconductor chip on printed circuit board through bumps
US5486723A (en) 1993-05-27 1996-01-23 Ma Laboratories, Inc. Packaged integrated circuit add-on card
US5489804A (en) 1989-08-28 1996-02-06 Lsi Logic Corporation Flexible preformed planar structures for interposing between a chip and a substrate
US5508556A (en) 1994-09-02 1996-04-16 Motorola, Inc. Leaded semiconductor device having accessible power supply pad terminals
US5528080A (en) 1993-03-05 1996-06-18 Goldstein; Edward F. Electrically conductive interconnection through a body of semiconductor material
US5536685A (en) 1994-09-20 1996-07-16 Sun Microsystems, Inc. Low heat loss and secure chip carrier for cryogenic cooling
US5541450A (en) 1994-11-02 1996-07-30 Motorola, Inc. Low-profile ball-grid array semiconductor package
US5545291A (en) 1993-12-17 1996-08-13 The Regents Of The University Of California Method for fabricating self-assembling microstructures
US5578525A (en) * 1993-12-13 1996-11-26 Fujitsu Limited Semiconductor device and a fabrication process thereof
US5578869A (en) 1994-03-29 1996-11-26 Olin Corporation Components for housing an integrated circuit device
US5608265A (en) 1993-03-17 1997-03-04 Hitachi, Ltd. Encapsulated semiconductor device package having holes for electrically conductive material
US5615089A (en) 1994-07-26 1997-03-25 Fujitsu Limited BGA semiconductor device including a plurality of semiconductor chips located on upper and lower surfaces of a first substrate
US5616958A (en) 1995-01-25 1997-04-01 International Business Machines Corporation Electronic package
US5625221A (en) 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US5625227A (en) 1995-01-18 1997-04-29 Dell Usa, L.P. Circuit board-mounted IC package cooling apparatus
US5636104A (en) 1995-05-31 1997-06-03 Samsung Electronics Co., Ltd. Printed circuit board having solder ball mounting groove pads and a ball grid array package using such a board
US5637536A (en) 1993-08-13 1997-06-10 Thomson-Csf Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom
US5637915A (en) 1991-12-27 1997-06-10 Fujitsu Ltd. Semiconductor device affixed to an upper and a lower leadframe
US5639696A (en) 1996-01-31 1997-06-17 Lsi Logic Corporation Microelectronic integrated circuit mounted on circuit board with solder column grid array interconnection, and method of fabricating the solder column grid array
US5642261A (en) 1993-12-20 1997-06-24 Sgs-Thomson Microelectronics, Inc. Ball-grid-array integrated circuit package with solder-connected thermal conductor
US5648679A (en) 1994-09-16 1997-07-15 National Semiconductor Corporation Tape ball lead integrated circuit package
US5663593A (en) 1995-10-17 1997-09-02 National Semiconductor Corporation Ball grid array package with lead frame
US5668405A (en) 1994-09-14 1997-09-16 Nec Corporation Semiconductor device with a film carrier tape
US5674785A (en) 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5675180A (en) 1994-06-23 1997-10-07 Cubic Memory, Inc. Vertical interconnect process for silicon segments
US5677566A (en) 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US5689091A (en) 1996-09-19 1997-11-18 Vlsi Technology, Inc. Multi-layer substrate structure
US5696033A (en) 1995-08-16 1997-12-09 Micron Technology, Inc. Method for packaging a semiconductor die
US5714405A (en) 1990-06-11 1998-02-03 Hitachi, Ltd. Semiconductor device
US5723907A (en) 1996-06-25 1998-03-03 Micron Technology, Inc. Loc simm
US5729432A (en) 1995-07-05 1998-03-17 Anam Industrial Col, Ltd. Ball grid array semiconductor package with improved heat dissipation and dehumidification effect
US5734198A (en) 1994-11-10 1998-03-31 Micron Technology, Inc. Multi-layer lead frame for a semiconductor device
US5739588A (en) 1994-08-15 1998-04-14 Citizen Watch Co., Ltd. Semiconductor device
US5741622A (en) 1995-06-06 1998-04-21 Taiyo Ink Manufacturing Co., Ltd. One-package photosolder resist composition developable with aqueous alkali solution and method for production of printed circuit board by use thereof
US5744862A (en) 1996-03-29 1998-04-28 Mitsubishi Denki Kabushiki Kaisha Reduced thickness semiconductor device with IC packages mounted in openings on substrate
US5767575A (en) 1995-10-17 1998-06-16 Prolinx Labs Corporation Ball grid array structure and method for packaging an integrated circuit chip
US5770347A (en) 1994-11-11 1998-06-23 Taiyo Ink Manufacturing Co., Ltd. Photocurable and thermosetting coating composition and method for formation of solder mask for printed circuit board
US5780923A (en) 1997-06-10 1998-07-14 Micron Technology, Inc. Modified bus bar with Kapton™ tape or insulative material on LOC packaged part
US5783870A (en) 1995-03-16 1998-07-21 National Semiconductor Corporation Method for connecting packages of a stacked ball grid array structure
US5783866A (en) 1996-05-17 1998-07-21 National Semiconductor Corporation Low cost ball grid array device and method of manufacture thereof
US5796586A (en) 1996-08-26 1998-08-18 National Semiconductor, Inc. Substrate board having an anti-adhesive solder mask
US5804880A (en) 1996-11-04 1998-09-08 National Semiconductor Corporation Solder isolating lead frame
US5804874A (en) 1996-03-08 1998-09-08 Samsung Electronics Co., Ltd. Stacked chip package device employing a plurality of lead on chip type semiconductor chips
US5811879A (en) 1996-06-26 1998-09-22 Micron Technology, Inc. Stacked leads-over-chip multi-chip module
US5814883A (en) 1995-10-04 1998-09-29 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor chip
US5815372A (en) 1997-03-25 1998-09-29 Intel Corporation Packaging multiple dies on a ball grid array substrate
US5818698A (en) 1995-10-12 1998-10-06 Micron Technology, Inc. Method and apparatus for a chip-on-board semiconductor module
US5835988A (en) 1996-03-27 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Packed semiconductor device with wrap around external leads
US5834945A (en) 1996-12-31 1998-11-10 Micron Technology, Inc. High speed temporary package and interconnect for testing semiconductor dice and method of fabrication
US5844315A (en) 1996-03-26 1998-12-01 Motorola Corporation Low-profile microelectronic package
US5848467A (en) 1990-09-24 1998-12-15 Tessera, Inc. Methods of making semiconductor chip assemblies
US5852326A (en) 1990-09-24 1998-12-22 Tessera, Inc. Face-up semiconductor chip assembly
US5883426A (en) 1996-04-18 1999-03-16 Nec Corporation Stack module
US5893726A (en) 1997-12-15 1999-04-13 Micron Technology, Inc. Semiconductor package with pre-fabricated cover and method of fabrication
US5903049A (en) 1997-10-29 1999-05-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor module comprising semiconductor packages
US5915169A (en) 1995-12-22 1999-06-22 Anam Industrial Co., Ltd. Semiconductor chip scale package and method of producing such
US5915977A (en) 1997-06-02 1999-06-29 Micron Technology, Inc. System and interconnect for making temporary electrical connections with bumped semiconductor components
US5920118A (en) 1996-12-18 1999-07-06 Hyundai Electronics Industries Co., Ltd. Chip-size package semiconductor
US5933710A (en) 1994-01-25 1999-08-03 Lsi Logic Corporation Method of providing electrical connection between an integrated circuit die and a printed circuit board
US5952611A (en) 1997-12-19 1999-09-14 Texas Instruments Incorporated Flexible pin location integrated circuit package
US5963430A (en) 1996-07-23 1999-10-05 International Business Machines Corporation Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry
US5962921A (en) 1997-03-31 1999-10-05 Micron Technology, Inc. Interconnect having recessed contact members with penetrating blades for testing semiconductor dice and packages with contact bumps
US5990547A (en) * 1998-03-02 1999-11-23 Motorola, Inc. Semiconductor device having plated contacts and method thereof
US5994166A (en) 1997-03-10 1999-11-30 Micron Technology, Inc. Method of constructing stacked packages
US6013946A (en) 1996-09-11 2000-01-11 Samsung Electronics Co., Ltd. Wire bond packages for semiconductor chips and related methods and assemblies
US6013948A (en) 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US6020629A (en) 1998-06-05 2000-02-01 Micron Technology, Inc. Stacked semiconductor package and method of fabrication
US6028365A (en) 1998-03-30 2000-02-22 Micron Technology, Inc. Integrated circuit package and method of fabrication
US6046072A (en) 1993-03-29 2000-04-04 Hitachi Chemical Company, Ltd. Process for fabricating a crack resistant resin encapsulated semiconductor chip package
US6048755A (en) 1998-11-12 2000-04-11 Micron Technology, Inc. Method for fabricating BGA package using substrate with patterned solder mask open in die attach area
US6072233A (en) 1998-05-04 2000-06-06 Micron Technology, Inc. Stackable ball grid array package
US6091140A (en) 1998-10-23 2000-07-18 Texas Instruments Incorporated Thin chip-size integrated circuit package
US6097085A (en) 1997-08-29 2000-08-01 Kabushiki Kaisha Toshiba Electronic device and semiconductor package
US6097087A (en) 1997-10-31 2000-08-01 Micron Technology, Inc. Semiconductor package including flex circuit, interconnects and dense array external contacts
US6107109A (en) 1997-12-18 2000-08-22 Micron Technology, Inc. Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
US6133627A (en) 1990-09-24 2000-10-17 Tessera, Inc. Semiconductor chip package with center contacts
US6201304B1 (en) 1995-12-19 2001-03-13 Micron Technology, Inc. Flip chip adaptor package for bare die
US6262477B1 (en) 1993-03-19 2001-07-17 Advanced Interconnect Technologies Ball grid array electronic package
US20010030370A1 (en) 1990-09-24 2001-10-18 Khandros Igor Y. Microelectronic assembly having encapsulated wire bonding leads
US20020000652A1 (en) * 1996-05-29 2002-01-03 Jing S. Goh Board on chip ball grid array
US20020155728A1 (en) 1990-09-24 2002-10-24 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US6861290B1 (en) 1995-12-19 2005-03-01 Micron Technology, Inc. Flip-chip adaptor package for bare die
US6869827B2 (en) * 2001-03-15 2005-03-22 Micron Technology, Inc. Semiconductor/printed circuit board assembly, and computer system

Patent Citations (178)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6433419B1 (en)
US3648131A (en) 1969-11-07 1972-03-07 Ibm Hourglass-shaped conductive connection through semiconductor structures
US4199777A (en) 1976-02-02 1980-04-22 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same
US4829666A (en) 1980-05-20 1989-05-16 Gao Gesellschaft Fur Automation Und Organisation Mbh Method for producing a carrier element for an IC-chip
US4371912A (en) 1980-10-01 1983-02-01 Motorola, Inc. Method of mounting interrelated components
US4446477A (en) 1981-08-21 1984-05-01 Sperry Corporation Multichip thin film module
US4483067A (en) 1981-09-11 1984-11-20 U.S. Philips Corporation Method of manufacturing an identification card and an identification manufactured, for example, by this method
US4731645A (en) 1982-05-14 1988-03-15 U.S. Philips Corporation Connection of a semiconductor to elements of a support, especially of a portable card
US4954458A (en) 1982-06-03 1990-09-04 Texas Instruments Incorporated Method of forming a three dimensional integrated circuit structure
US4638348A (en) 1982-08-10 1987-01-20 Brown David F Semiconductor chip carrier
US4761681A (en) 1982-09-08 1988-08-02 Texas Instruments Incorporated Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration
US4649418A (en) 1982-09-27 1987-03-10 U.S. Philips Corporation Data card and method of manufacturing same
US4505799A (en) 1983-12-08 1985-03-19 General Signal Corporation ISFET sensor and method of manufacture
US4725924A (en) 1985-04-10 1988-02-16 Em Microelectronic-Marin Sa Electronic unit especially for microcircuit cards and card comprising such a unit
US4931853A (en) 1986-05-20 1990-06-05 Kabushiki Kaisha Toshiba IC card and method of manufacturing the same
US5048179A (en) 1986-05-23 1991-09-17 Ricoh Company, Ltd. IC chip mounting method
US4868712A (en) 1987-02-04 1989-09-19 Woodman John K Three dimensional integrated circuit package
US5188984A (en) 1987-04-21 1993-02-23 Sumitomo Electric Industries, Ltd. Semiconductor device and production method thereof
US4841355A (en) 1988-02-10 1989-06-20 Amdahl Corporation Three-dimensional microelectronic package for semiconductor chips
US5107329A (en) 1988-02-26 1992-04-21 Hitachi, Ltd. Pin-grid array semiconductor device
US5022580A (en) 1988-03-16 1991-06-11 Plessey Overseas Limited Vernier structure for flip chip bonded devices
US4975765A (en) 1988-07-22 1990-12-04 Contraves Ag Highly integrated circuit and method for the production thereof
US4899107A (en) 1988-09-30 1990-02-06 Micron Technology, Inc. Discrete die burn-in for nonpackaged die
US4956694A (en) 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
US4992850A (en) 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded simm module
US4992849A (en) 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded board multiple integrated circuit module
US4996587A (en) 1989-04-10 1991-02-26 International Business Machines Corporation Integrated semiconductor chip package
US5075253A (en) 1989-04-12 1991-12-24 Advanced Micro Devices, Inc. Method of coplanar integration of semiconductor IC devices
US5068205A (en) 1989-05-26 1991-11-26 General Signal Corporation Header mounted chemically sensitive ISFET and method of manufacture
US5041396A (en) 1989-07-18 1991-08-20 Vlsi Technology, Inc. Reusable package for holding a semiconductor chip and method for reusing the package
US5231304A (en) 1989-07-27 1993-07-27 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
US5489804A (en) 1989-08-28 1996-02-06 Lsi Logic Corporation Flexible preformed planar structures for interposing between a chip and a substrate
US5239198A (en) 1989-09-06 1993-08-24 Motorola, Inc. Overmolded semiconductor device having solder ball and edge lead connective structure
US5012323A (en) 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5434106A (en) 1989-12-22 1995-07-18 Texas Instruments Incorporated Integrated circuit device and method to prevent cracking during surface mount
US5293068A (en) 1990-02-01 1994-03-08 Hitachi, Ltd. Semiconductor device
US5099309A (en) 1990-04-30 1992-03-24 International Business Machines Corporation Three-dimensional memory card structure with internal direct chip attachment
US5714405A (en) 1990-06-11 1998-02-03 Hitachi, Ltd. Semiconductor device
US5294750A (en) 1990-09-18 1994-03-15 Ngk Insulators, Ltd. Ceramic packages and ceramic wiring board
US5043794A (en) 1990-09-24 1991-08-27 At&T Bell Laboratories Integrated circuit package and compact assemblies thereof
US20010030370A1 (en) 1990-09-24 2001-10-18 Khandros Igor Y. Microelectronic assembly having encapsulated wire bonding leads
US6372527B1 (en) 1990-09-24 2002-04-16 Tessera, Inc. Methods of making semiconductor chip assemblies
US6392306B1 (en) 1990-09-24 2002-05-21 Tessera, Inc. Semiconductor chip assembly with anisotropic conductive adhesive connections
US6433419B2 (en) 1990-09-24 2002-08-13 Tessera, Inc. Face-up semiconductor chip assemblies
US5346861A (en) 1990-09-24 1994-09-13 Tessera, Inc. Semiconductor chip assemblies and methods of making same
US5682061A (en) 1990-09-24 1997-10-28 Tessera, Inc. Component for connecting a semiconductor chip to a substrate
US6465893B1 (en) 1990-09-24 2002-10-15 Tessera, Inc. Stacked chip assembly
US6133627A (en) 1990-09-24 2000-10-17 Tessera, Inc. Semiconductor chip package with center contacts
US20050087855A1 (en) 1990-09-24 2005-04-28 Tessera, Inc. Microelectronic component and assembly having leads with offset portions
US20030168253A1 (en) 1990-09-24 2003-09-11 Tessera, Inc. Microelectronic component and assembly having leads with offset portions
US5950304A (en) 1990-09-24 1999-09-14 Tessera, Inc. Methods of making semiconductor chip assemblies
US5852326A (en) 1990-09-24 1998-12-22 Tessera, Inc. Face-up semiconductor chip assembly
US5848467A (en) 1990-09-24 1998-12-15 Tessera, Inc. Methods of making semiconductor chip assemblies
US5258330A (en) 1990-09-24 1993-11-02 Tessera, Inc. Semiconductor chip assemblies with fan-in leads
US20020155728A1 (en) 1990-09-24 2002-10-24 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5063177A (en) 1990-10-04 1991-11-05 Comsat Method of packaging microwave semiconductor components and integrated circuits
US5216278A (en) 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5200363A (en) 1990-12-20 1993-04-06 Robert Bosch Gmbh Method for manufacturing a semiconductor package including a glass support
US5138434A (en) 1991-01-22 1992-08-11 Micron Technology, Inc. Packaging for semiconductor logic devices
US5191511A (en) 1991-02-08 1993-03-02 Kabushiki Kaisha Toshiba Semiconductor device including a package having a plurality of bumps arranged in a grid form as external terminals
US5107328A (en) 1991-02-13 1992-04-21 Micron Technology, Inc. Packaging means for a semiconductor die having particular shelf structure
US5155067A (en) 1991-03-26 1992-10-13 Micron Technology, Inc. Packaging for a semiconductor die
US5086018A (en) 1991-05-02 1992-02-04 International Business Machines Corporation Method of making a planarized thin film covered wire bonded semiconductor package
US5299092A (en) 1991-05-23 1994-03-29 Hitachi, Ltd. Plastic sealed type semiconductor apparatus
US5346859A (en) 1991-05-30 1994-09-13 Mitsubishi Denki Kabushiki Kaisha Method for fabricating a full press-pack type semiconductor device
US5343106A (en) 1991-06-07 1994-08-30 Robert Bosch Gmbh Small size electric motor with housing provided with opening
US5311401A (en) 1991-07-09 1994-05-10 Hughes Aircraft Company Stacked chip assembly and manufacturing method therefor
US5239447A (en) 1991-09-13 1993-08-24 International Business Machines Corporation Stepped electronic device package
US5128831A (en) 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5218234A (en) 1991-12-23 1993-06-08 Motorola, Inc. Semiconductor device with controlled spread polymeric underfill
US5637915A (en) 1991-12-27 1997-06-10 Fujitsu Ltd. Semiconductor device affixed to an upper and a lower leadframe
US5222014A (en) 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
US5313096A (en) 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5373189A (en) 1992-08-13 1994-12-13 Commissariate A L'energie Atomique Three-dimensional multichip module
US5266912A (en) 1992-08-19 1993-11-30 Micron Technology, Inc. Inherently impedance matched multiple integrated circuit module
US5400003A (en) 1992-08-19 1995-03-21 Micron Technology, Inc. Inherently impedance matched integrated circuit module
US5426072A (en) 1993-01-21 1995-06-20 Hughes Aircraft Company Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate
US5291062A (en) 1993-03-01 1994-03-01 Motorola, Inc. Area array semiconductor device having a lid with functional contacts
US5528080A (en) 1993-03-05 1996-06-18 Goldstein; Edward F. Electrically conductive interconnection through a body of semiconductor material
US5608265A (en) 1993-03-17 1997-03-04 Hitachi, Ltd. Encapsulated semiconductor device package having holes for electrically conductive material
US5286679A (en) 1993-03-18 1994-02-15 Micron Technology, Inc. Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer
US6262477B1 (en) 1993-03-19 2001-07-17 Advanced Interconnect Technologies Ball grid array electronic package
US6046072A (en) 1993-03-29 2000-04-04 Hitachi Chemical Company, Ltd. Process for fabricating a crack resistant resin encapsulated semiconductor chip package
US5397917A (en) 1993-04-26 1995-03-14 Motorola, Inc. Semiconductor package capable of spreading heat
US5454161A (en) 1993-04-29 1995-10-03 Fujitsu Limited Through hole interconnect substrate fabrication process
US5422514A (en) 1993-05-11 1995-06-06 Micromodule Systems, Inc. Packaging and interconnect system for integrated circuits
US5486723A (en) 1993-05-27 1996-01-23 Ma Laboratories, Inc. Packaged integrated circuit add-on card
US5420460A (en) 1993-08-05 1995-05-30 Vlsi Technology, Inc. Thin cavity down ball grid array package based on wirebond technology
US5637536A (en) 1993-08-13 1997-06-10 Thomson-Csf Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom
US5326428A (en) 1993-09-03 1994-07-05 Micron Semiconductor, Inc. Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability
US5397921A (en) 1993-09-03 1995-03-14 Advanced Semiconductor Assembly Technology Tab grid array
US5409865A (en) 1993-09-03 1995-04-25 Advanced Semiconductor Assembly Technology Process for assembling a TAB grid array package for an integrated circuit
US5419807A (en) 1993-09-03 1995-05-30 Micron Technology, Inc. Method of providing electrical interconnect between two layers within a silicon substrate, semiconductor apparatus, and method of forming apparatus for testing semiconductor circuitry for operability
US5434452A (en) 1993-11-01 1995-07-18 Motorola, Inc. Z-axis compliant mechanical IC wiring substrate and method for making the same
US5360942A (en) 1993-11-16 1994-11-01 Olin Corporation Multi-chip electronic package module utilizing an adhesive sheet
US5578525A (en) * 1993-12-13 1996-11-26 Fujitsu Limited Semiconductor device and a fabrication process thereof
US5473512A (en) 1993-12-16 1995-12-05 At&T Corp. Electronic device package having electronic device boonded, at a localized region thereof, to circuit board
US5545291A (en) 1993-12-17 1996-08-13 The Regents Of The University Of California Method for fabricating self-assembling microstructures
US5642261A (en) 1993-12-20 1997-06-24 Sgs-Thomson Microelectronics, Inc. Ball-grid-array integrated circuit package with solder-connected thermal conductor
US5384689A (en) 1993-12-20 1995-01-24 Shen; Ming-Tung Integrated circuit chip including superimposed upper and lower printed circuit boards
US5933710A (en) 1994-01-25 1999-08-03 Lsi Logic Corporation Method of providing electrical connection between an integrated circuit die and a printed circuit board
US5625221A (en) 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US5578869A (en) 1994-03-29 1996-11-26 Olin Corporation Components for housing an integrated circuit device
US5474957A (en) 1994-05-09 1995-12-12 Nec Corporation Process of mounting tape automated bonded semiconductor chip on printed circuit board through bumps
US5468999A (en) 1994-05-26 1995-11-21 Motorola, Inc. Liquid encapsulated ball grid array semiconductor device with fine pitch wire bonding
US5675180A (en) 1994-06-23 1997-10-07 Cubic Memory, Inc. Vertical interconnect process for silicon segments
US5615089A (en) 1994-07-26 1997-03-25 Fujitsu Limited BGA semiconductor device including a plurality of semiconductor chips located on upper and lower surfaces of a first substrate
US5739588A (en) 1994-08-15 1998-04-14 Citizen Watch Co., Ltd. Semiconductor device
US5508556A (en) 1994-09-02 1996-04-16 Motorola, Inc. Leaded semiconductor device having accessible power supply pad terminals
US5668405A (en) 1994-09-14 1997-09-16 Nec Corporation Semiconductor device with a film carrier tape
US5648679A (en) 1994-09-16 1997-07-15 National Semiconductor Corporation Tape ball lead integrated circuit package
US5536685A (en) 1994-09-20 1996-07-16 Sun Microsystems, Inc. Low heat loss and secure chip carrier for cryogenic cooling
US5639695A (en) 1994-11-02 1997-06-17 Motorola, Inc. Low-profile ball-grid array semiconductor package and method
US5541450A (en) 1994-11-02 1996-07-30 Motorola, Inc. Low-profile ball-grid array semiconductor package
US5734198A (en) 1994-11-10 1998-03-31 Micron Technology, Inc. Multi-layer lead frame for a semiconductor device
US5770347A (en) 1994-11-11 1998-06-23 Taiyo Ink Manufacturing Co., Ltd. Photocurable and thermosetting coating composition and method for formation of solder mask for printed circuit board
US5625227A (en) 1995-01-18 1997-04-29 Dell Usa, L.P. Circuit board-mounted IC package cooling apparatus
US5616958A (en) 1995-01-25 1997-04-01 International Business Machines Corporation Electronic package
US5783870A (en) 1995-03-16 1998-07-21 National Semiconductor Corporation Method for connecting packages of a stacked ball grid array structure
US5677566A (en) 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US5636104A (en) 1995-05-31 1997-06-03 Samsung Electronics Co., Ltd. Printed circuit board having solder ball mounting groove pads and a ball grid array package using such a board
US5741622A (en) 1995-06-06 1998-04-21 Taiyo Ink Manufacturing Co., Ltd. One-package photosolder resist composition developable with aqueous alkali solution and method for production of printed circuit board by use thereof
US5729432A (en) 1995-07-05 1998-03-17 Anam Industrial Col, Ltd. Ball grid array semiconductor package with improved heat dissipation and dehumidification effect
US5789803A (en) 1995-08-16 1998-08-04 Micron Technology, Inc. Semiconductor package
US5696033A (en) 1995-08-16 1997-12-09 Micron Technology, Inc. Method for packaging a semiconductor die
US5814883A (en) 1995-10-04 1998-09-29 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor chip
US5818698A (en) 1995-10-12 1998-10-06 Micron Technology, Inc. Method and apparatus for a chip-on-board semiconductor module
US5767575A (en) 1995-10-17 1998-06-16 Prolinx Labs Corporation Ball grid array structure and method for packaging an integrated circuit chip
US5663593A (en) 1995-10-17 1997-09-02 National Semiconductor Corporation Ball grid array package with lead frame
US6235554B1 (en) * 1995-11-27 2001-05-22 Micron Technology, Inc. Method for fabricating stackable chip scale semiconductor package
US5674785A (en) 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5739585A (en) 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US6013948A (en) 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US6861290B1 (en) 1995-12-19 2005-03-01 Micron Technology, Inc. Flip-chip adaptor package for bare die
US6265766B1 (en) 1995-12-19 2001-07-24 Micron Technology, Inc. Flip chip adaptor package for bare die
US6201304B1 (en) 1995-12-19 2001-03-13 Micron Technology, Inc. Flip chip adaptor package for bare die
US5915169A (en) 1995-12-22 1999-06-22 Anam Industrial Co., Ltd. Semiconductor chip scale package and method of producing such
US5639696A (en) 1996-01-31 1997-06-17 Lsi Logic Corporation Microelectronic integrated circuit mounted on circuit board with solder column grid array interconnection, and method of fabricating the solder column grid array
US5804874A (en) 1996-03-08 1998-09-08 Samsung Electronics Co., Ltd. Stacked chip package device employing a plurality of lead on chip type semiconductor chips
US5844315A (en) 1996-03-26 1998-12-01 Motorola Corporation Low-profile microelectronic package
US5835988A (en) 1996-03-27 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Packed semiconductor device with wrap around external leads
US5744862A (en) 1996-03-29 1998-04-28 Mitsubishi Denki Kabushiki Kaisha Reduced thickness semiconductor device with IC packages mounted in openings on substrate
US5883426A (en) 1996-04-18 1999-03-16 Nec Corporation Stack module
US5783866A (en) 1996-05-17 1998-07-21 National Semiconductor Corporation Low cost ball grid array device and method of manufacture thereof
US20020000652A1 (en) * 1996-05-29 2002-01-03 Jing S. Goh Board on chip ball grid array
US5723907A (en) 1996-06-25 1998-03-03 Micron Technology, Inc. Loc simm
US5811879A (en) 1996-06-26 1998-09-22 Micron Technology, Inc. Stacked leads-over-chip multi-chip module
US5963430A (en) 1996-07-23 1999-10-05 International Business Machines Corporation Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry
US5796586A (en) 1996-08-26 1998-08-18 National Semiconductor, Inc. Substrate board having an anti-adhesive solder mask
US6013946A (en) 1996-09-11 2000-01-11 Samsung Electronics Co., Ltd. Wire bond packages for semiconductor chips and related methods and assemblies
US5689091A (en) 1996-09-19 1997-11-18 Vlsi Technology, Inc. Multi-layer substrate structure
US5804880A (en) 1996-11-04 1998-09-08 National Semiconductor Corporation Solder isolating lead frame
US5920118A (en) 1996-12-18 1999-07-06 Hyundai Electronics Industries Co., Ltd. Chip-size package semiconductor
US5834945A (en) 1996-12-31 1998-11-10 Micron Technology, Inc. High speed temporary package and interconnect for testing semiconductor dice and method of fabrication
US5994166A (en) 1997-03-10 1999-11-30 Micron Technology, Inc. Method of constructing stacked packages
US5815372A (en) 1997-03-25 1998-09-29 Intel Corporation Packaging multiple dies on a ball grid array substrate
US5962921A (en) 1997-03-31 1999-10-05 Micron Technology, Inc. Interconnect having recessed contact members with penetrating blades for testing semiconductor dice and packages with contact bumps
US5931685A (en) 1997-06-02 1999-08-03 Micron Technology, Inc. Interconnect for making temporary electrical connections with bumped semiconductor components
US5915977A (en) 1997-06-02 1999-06-29 Micron Technology, Inc. System and interconnect for making temporary electrical connections with bumped semiconductor components
US5780923A (en) 1997-06-10 1998-07-14 Micron Technology, Inc. Modified bus bar with Kapton™ tape or insulative material on LOC packaged part
US6097085A (en) 1997-08-29 2000-08-01 Kabushiki Kaisha Toshiba Electronic device and semiconductor package
US5903049A (en) 1997-10-29 1999-05-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor module comprising semiconductor packages
US6097087A (en) 1997-10-31 2000-08-01 Micron Technology, Inc. Semiconductor package including flex circuit, interconnects and dense array external contacts
US5893726A (en) 1997-12-15 1999-04-13 Micron Technology, Inc. Semiconductor package with pre-fabricated cover and method of fabrication
US6057597A (en) 1997-12-15 2000-05-02 Micron Technology, Inc. Semiconductor package with pre-fabricated cover
US6107109A (en) 1997-12-18 2000-08-22 Micron Technology, Inc. Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
US5952611A (en) 1997-12-19 1999-09-14 Texas Instruments Incorporated Flexible pin location integrated circuit package
US5990547A (en) * 1998-03-02 1999-11-23 Motorola, Inc. Semiconductor device having plated contacts and method thereof
US6028365A (en) 1998-03-30 2000-02-22 Micron Technology, Inc. Integrated circuit package and method of fabrication
US6072233A (en) 1998-05-04 2000-06-06 Micron Technology, Inc. Stackable ball grid array package
US6268649B1 (en) 1998-05-04 2001-07-31 Micron Technology, Inc. Stackable ball grid array package
US6455928B2 (en) 1998-05-04 2002-09-24 Micron Technology, Inc. Stackable ball grid array package
US6331939B1 (en) 1998-05-04 2001-12-18 Micron Technology, Inc. Stackable ball grid array package
US6020629A (en) 1998-06-05 2000-02-01 Micron Technology, Inc. Stacked semiconductor package and method of fabrication
US6091140A (en) 1998-10-23 2000-07-18 Texas Instruments Incorporated Thin chip-size integrated circuit package
US6048755A (en) 1998-11-12 2000-04-11 Micron Technology, Inc. Method for fabricating BGA package using substrate with patterned solder mask open in die attach area
US6825569B2 (en) 1998-11-12 2004-11-30 Micron Technology, Inc. BGA package having substrate with patterned solder mask defining open die attach area
US6869827B2 (en) * 2001-03-15 2005-03-22 Micron Technology, Inc. Semiconductor/printed circuit board assembly, and computer system

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"Chip Scale Review," vol. 1, No. 1, May 1997.
Anthony, T.R., "Forming electrical interconnections through semiconductor wafers," J. Appl. Phys., vol. 52, No. 8, Aug. 1981, pp. 5340-5349.
Random House Webster's College Dictionary, Random House, New York, 1997, p. 297.
Roget's II, The New Thesaurus, 3rd Edition, Houghton Mifflin Company, 1995, p. 213.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110074029A1 (en) * 2007-02-01 2011-03-31 Naomi Masuda Flip-chip package covered with tape
US9385014B2 (en) * 2007-02-02 2016-07-05 Cypress Semiconductor Corporation Flip-chip package covered with tape

Similar Documents

Publication Publication Date Title
US5426263A (en) Electronic assembly having a double-sided leadless component
US5726493A (en) Semiconductor device and semiconductor device unit having ball-grid-array type package structure
US5831832A (en) Molded plastic ball grid array package
US5521435A (en) Semiconductor device and a fabrication process thereof
US5329157A (en) Semiconductor packaging technique yielding increased inner lead count for a given die-receiving area
US6114763A (en) Semiconductor package with translator for connection to an external substrate
US6080264A (en) Combination of semiconductor interconnect
US6282094B1 (en) Ball-grid array integrated circuit package with an embedded type of heat-dissipation structure and method of manufacturing the same
US6407456B1 (en) Multi-chip device utilizing a flip chip and wire bond assembly
US5677566A (en) Semiconductor chip package
US5777345A (en) Multi-chip integrated circuit package
US6376914B2 (en) Dual-die integrated circuit package
US6160705A (en) Ball grid array package and method using enhanced power and ground distribution circuitry
US7550857B1 (en) Stacked redistribution layer (RDL) die assembly package
US6876553B2 (en) Enhanced die-up ball grid array package with two substrates
US4972253A (en) Programmable ceramic high performance custom package
US5849608A (en) Semiconductor chip package
US5751063A (en) Multi-chip module
US5409863A (en) Method and apparatus for controlling adhesive spreading when attaching an integrated circuit die
US5508556A (en) Leaded semiconductor device having accessible power supply pad terminals
US5639695A (en) Low-profile ball-grid array semiconductor package and method
US6835598B2 (en) Stacked semiconductor module and method of manufacturing the same
US6396136B2 (en) Ball grid package with multiple power/ground planes
US5440171A (en) Semiconductor device with reinforcement
US6239366B1 (en) Face-to-face multi-chip package

Legal Events

Date Code Title Description
AS Assignment

Owner name: MAGALDI POWER S.P.A., ITALY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGALDI, MARIO;REEL/FRAME:022501/0181

Effective date: 20090316

AS Assignment

Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416

Effective date: 20091223

FPAY Fee payment

Year of fee payment: 12