USRE41691E1 - Method and apparatus for performing joint timing recovery of multiple received signals - Google Patents

Method and apparatus for performing joint timing recovery of multiple received signals Download PDF

Info

Publication number
USRE41691E1
USRE41691E1 US11/805,865 US80586507A USRE41691E US RE41691 E1 USRE41691 E1 US RE41691E1 US 80586507 A US80586507 A US 80586507A US RE41691 E USRE41691 E US RE41691E
Authority
US
United States
Prior art keywords
sum
signal
nco
adjusting
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US11/805,865
Inventor
Charles Reed, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MIYAKO SA LLC
TRANSPACIFIC PLATINUMERIC LLC
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/805,865 priority Critical patent/USRE41691E1/en
Assigned to TRANSPACIFIC IP LTD. reassignment TRANSPACIFIC IP LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SARNOFF CORPORATION
Assigned to SARNOFF CORPORATION reassignment SARNOFF CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: REED, CHARLES, JR.
Assigned to MIYAKO S.A., L.L.C. reassignment MIYAKO S.A., L.L.C. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TRANSPACIFIC IP LTD.
Assigned to TRANSPACIFIC PLATINUMERIC, LLC reassignment TRANSPACIFIC PLATINUMERIC, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TRANSPACIFIC IP LTD.
Application granted granted Critical
Publication of USRE41691E1 publication Critical patent/USRE41691E1/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0807—Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
    • H04L25/062—Setting decision thresholds using feedforward techniques only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
    • H04L25/063—Setting decision thresholds using feedback techniques only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Definitions

  • the invention relates to data synchronization techniques and, more particularly, the invention relates to a method and apparatus for performing joint timing recovery in a digital receiver using multiple received signals.
  • Data signals transmitted through a communication network are subject to various distortions caused by the transmission medium or channel. Distortions such as noise, channel fading and multipath may cause errors in decoding a received digital signal. For example, multipath may severely distort or fade a received signal.
  • the receiver may utilize receiver diversity, i.e., use multiple antennas to receive multiple versions of a transmitted signal.
  • the receiver demodulates and decodes the multiple received signals and combines the signals into a suitable format for an appliance such as a television, computer, and the like.
  • an appliance such as a television, computer, and the like.
  • the receiver To accurately perform such demodulation and decoding, the receiver must provide proper timing recovery of the received signals. However, such timing recovery of multiple signals is difficult in the presence of multipath and channel fading.
  • the present invention provides a method and apparatus for performing joint timing recovery in a digital receiver using multiple input signals.
  • the apparatus comprises a plurality of phase detectors, a summer, a level shifter, a loop filter and a numerically controlled oscillator NCO.
  • Each of the phase detectors produces a phase signal by comparing a timing signal produced by the NCO with each of the input signals.
  • the phase signals are then summed and the level shifter adjusts the summed value to compensate for the number of signals used to form the sum, i.e., the summed value is adjusted to be within the input range of the NCO.
  • FIG. 1 depicts a block diagram of a front end of a receiver using the joint timing recovery circuit of FIG. 2 ;
  • FIG. 2 depicts a block diagram of a joint timing recovery circuit in accordance with the present invention.
  • FIG. 1 depicts a block diagram of a front end of a digital receiver 100 using a joint timing recovery circuit 200 of the present invention.
  • the digital receiver 100 is a QAM (Quadrature Amplitude Modulation) diversity receiver using multiple antennas 101 to receive a previously transmitted signal.
  • QAM Quadrature Amplitude Modulation
  • the illustrative receiver 100 receives and processes two input signals, the receiver 100 may likewise receive and process any plurality of input signals.
  • the front end comprises automatic gain control (AGC) circuits 102 and 104 , a joint timing recovery circuit 200 , matched filters 106 and 108 , feed forward equalizers (FFE) 110 and 112 , a summer 114 , a carrier recovery circuit 116 and a decision feedback equalizer (DFE) 118 .
  • AGC automatic gain control
  • FFE feed forward equalizers
  • DFE decision feedback equalizer
  • Inputs from the antennas 101 A and 101 B are stabilized at the respective AGC circuits 102 and 104 .
  • the output of the AGC circuits 102 and 104 are coupled to the joint timing recovery circuit 200 described with reference to FIG. 2.
  • a common timing signal is derived in the circuit 200 and coupled to the matched filter 106 and 108 .
  • the matched filters 106 and 108 , the FFEs 110 and 112 , the summer 114 , and the DFE 118 form a diversity equalizer 150 .
  • the matched filters 106 and 108 correlate the input signals in a conventional manner.
  • the FFEs 110 and 112 equalize the matched filter outputs that are then coupled to the summer 114 with the output of the DFE 118 .
  • the summed output from the summer 114 is then used in the carrier recovery circuit 116 .
  • the carrier recovery circuit 116 recovers the carrier used to transmit the signal to the antennas 101 A and 101 B.
  • the recovered carrier is then coupled to a forward error correction (FEC) module for further processing.
  • FEC forward error correction
  • FIG. 2 depicts the joint timing recovery circuit 200 in accordance with the present invention.
  • the joint timing recovery circuit 200 performs joint timing recovery of two input signals A and B.
  • the input signals A and B may be received at different antennas ( 101 in FIG. 1 ), where the signals A and B are transmitted from the same source but received at different antennas i.e., a diversity receiver for combating multipath distortion.
  • a diversity receiver enables the receipt of a valid signal despite multipath distortion, e.g., fading, in a communications channel.
  • the circuit illustratively shows two input signals, the circuit 200 likewise applies to joint timing recovery of three or more input signals.
  • the joint timing recovery circuit 200 comprises two phase detectors 202 and 204 , a summer 206 , signal detectors 208 and 210 , a decision circuit 212 , a level shifter 214 , a loop filter 216 and a numerically controlled oscillator (NCO) 218 .
  • the phase detector 202 receives input signal A and the output of the NCO 218 , compares the phases of these input signals, and generates a phase difference signal between input signal A and the NCO output.
  • the phase detector 204 receives input signal B and the output of the NCO 218 , compares the phases of these input signals, and generates a signal (referred to herein as a phase signal) representing the difference in phase between input signal B and the NCO output.
  • the summer 206 adds the phase signals from the phase detectors 202 and 204 .
  • the sum of the phase signals is coupled to the decision circuit 212 .
  • the signal detectors 208 and 210 determine whether each of the respective inputs A and B are detectable. For example, the signal detectors 208 and 210 may determine whether the amplitude of each input signal A or B is greater than a threshold value.
  • the status of the received signal e.g., whether the signal was properly received, is coupled to the decision circuit 212 .
  • the decision circuit 212 receives signals from the signal detectors 208 and 210 to determine the total number of input signals that were properly received in the joint timing recovery circuit 200 . Thus, the decision circuit 212 may ignore a particularly weak input signal, i.e., an input signal having a low amplitude or signal level.
  • the decision circuit 212 comprises an n-bit priority encoder that outputs how many of up to 2 n ⁇ 1 inputs were received with a signal level that will facilitate accurate demodulation. For example, if the decision circuit 112 comprises a 2-bit priority encoder, the number of inputs may be 0, 1, 2 or 3.
  • the level shifter 214 uses the output of the decision circuit 212 to adjust the sum from the summer 206 . Namely, the level shifter 214 adjusts the sum of the detected phases in response to the number of input signals that were detected as receivable by the signal detectors 208 and 210 . The level shifter 214 adjusts the sum to be within the input range of the NCO 218 . Otherwise, if the sum of the detected phases is outside the input range of the NCO 218 , i.e., the sum is either too large or too small for the NCO 218 , the NCO 218 cannot generate a signal with a correct phase estimate of any of the detected signals.
  • the level shifter 214 may use different approaches to adjust the sum of the detected phases.
  • the level shifter 214 divides the sum by the number of detected inputs.
  • the level shifter 214 either adds or subtracts an offset value to the sum of the phase detectors 202 and 204 . For example, if the sum of detected phases is greater than the input range of the NCO 218 , the level shifter 212 214 would subtract the offset from the sum. Similarly, if the sum of the detected phases is less than the input range of the NCO 218 , the level shifter 212 214 would add the offset to the sum.
  • the value of the offset is configured such that the adjusted sum is within the input range of the NCO 218 .
  • the loop filter 216 filters the adjusted sum from the level shifter 214 to the NCO 218 .
  • the loop filter 216 typically comprises an integrator circuit that operates as a low pass filter.
  • the NCO 218 receives the filtered sum and generates a phase estimate of the adjusted sum of detected phases.
  • the generated phase estimate is coupled to the phase detectors 202 and 204 .
  • only one NCO 218 is used to generate a common phase estimate for all the inputs, e.g., A and B, in the joint timing recovery system 200 .
  • the phase estimate from the NCO is coupled to the phase detectors 202 and 204 .
  • the phase detectors 202 and 204 use the phase estimate and the input signals A and B to derive phase difference signals. Iteration of the phase difference signals in the joint timing recovery system 200 will stabilize the phase estimate from the NCO 218 .
  • the output of the NCO 218 is used as a timing signal, e.g., a timing recovery signal within the receiver.
  • the present invention By adjusting the sum of the detected phases within the input range of a single numerically controlled oscillator (NCO), the present invention generates a single timing signal for a receiver that receives multiple input signals.
  • NCO numerically controlled oscillator
  • One such application of the joint timing recovery circuit 200 is a receiver having diverse antennas.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Radio Transmission System (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

Method and apparatus for performing joint timing recovery in a digital receiver using multiple input signals. The apparatus comprises a plurality of phase detectors, a summer, a level shifter, a loop filter and a numerically controlled oscillator NCO. The phase detectors produce a phase signal by comparing a timing signal produced by the NCO with the input signals. The phase signals are then summed and the level shifter adjusts the summed value to compensate for the number of signals used to form the sum, i.e., the summed value is adjusted to be within the input range of the NCO.

Description

This application is a reissue application for U.S. Pat. No. 6,947,498 issued on Sep. 20, 2005.
The invention relates to data synchronization techniques and, more particularly, the invention relates to a method and apparatus for performing joint timing recovery in a digital receiver using multiple received signals.
BACKGROUND OF THE DISCLOSURE
Data signals transmitted through a communication network are subject to various distortions caused by the transmission medium or channel. Distortions such as noise, channel fading and multipath may cause errors in decoding a received digital signal. For example, multipath may severely distort or fade a received signal. To mitigate multipath induced distortion, the receiver may utilize receiver diversity, i.e., use multiple antennas to receive multiple versions of a transmitted signal.
The receiver demodulates and decodes the multiple received signals and combines the signals into a suitable format for an appliance such as a television, computer, and the like. To accurately perform such demodulation and decoding, the receiver must provide proper timing recovery of the received signals. However, such timing recovery of multiple signals is difficult in the presence of multipath and channel fading.
Therefore, there is a need in the art to provide a method and apparatus for performing joint timing recovery in a digital receiver using multiple input signals.
SUMMARY OF THE INVENTION
The present invention provides a method and apparatus for performing joint timing recovery in a digital receiver using multiple input signals. The apparatus comprises a plurality of phase detectors, a summer, a level shifter, a loop filter and a numerically controlled oscillator NCO. Each of the phase detectors produces a phase signal by comparing a timing signal produced by the NCO with each of the input signals. The phase signals are then summed and the level shifter adjusts the summed value to compensate for the number of signals used to form the sum, i.e., the summed value is adjusted to be within the input range of the NCO.
BRIEF DESCRIPTION OF THE DRAWINGS
The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:
FIG. 1 depicts a block diagram of a front end of a receiver using the joint timing recovery circuit of FIG. 2; and
FIG. 2 depicts a block diagram of a joint timing recovery circuit in accordance with the present invention.
To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.
DETAILED DESCRIPTION
FIG. 1 depicts a block diagram of a front end of a digital receiver 100 using a joint timing recovery circuit 200 of the present invention. In one embodiment, the digital receiver 100 is a QAM (Quadrature Amplitude Modulation) diversity receiver using multiple antennas 101 to receive a previously transmitted signal. Although the illustrative receiver 100 receives and processes two input signals, the receiver 100 may likewise receive and process any plurality of input signals.
Illustratively, the front end comprises automatic gain control (AGC) circuits 102 and 104, a joint timing recovery circuit 200, matched filters 106 and 108, feed forward equalizers (FFE) 110 and 112, a summer 114, a carrier recovery circuit 116 and a decision feedback equalizer (DFE) 118.
Inputs from the antennas 101A and 101B are stabilized at the respective AGC circuits 102 and 104. The output of the AGC circuits 102 and 104 are coupled to the joint timing recovery circuit 200 described with reference to FIG. 2. A common timing signal is derived in the circuit 200 and coupled to the matched filter 106 and 108. The matched filters 106 and 108, the FFEs 110 and 112, the summer 114, and the DFE 118 form a diversity equalizer 150. The matched filters 106 and 108 correlate the input signals in a conventional manner. The FFEs 110 and 112 equalize the matched filter outputs that are then coupled to the summer 114 with the output of the DFE 118. The summed output from the summer 114 is then used in the carrier recovery circuit 116. The carrier recovery circuit 116 recovers the carrier used to transmit the signal to the antennas 101A and 101B. The recovered carrier is then coupled to a forward error correction (FEC) module for further processing.
One embodiment of a diversity equalizer is disclosed in U.S. patent application Ser. No. 09/776,078, filed Feb. 2, 1001, which is herein incorporated by reference.
FIG. 2 depicts the joint timing recovery circuit 200 in accordance with the present invention. In one embodiment, the joint timing recovery circuit 200 performs joint timing recovery of two input signals A and B. For example, the input signals A and B may be received at different antennas (101 in FIG. 1), where the signals A and B are transmitted from the same source but received at different antennas i.e., a diversity receiver for combating multipath distortion. Such a diversity receiver enables the receipt of a valid signal despite multipath distortion, e.g., fading, in a communications channel. Although the circuit illustratively shows two input signals, the circuit 200 likewise applies to joint timing recovery of three or more input signals.
In one embodiment, the joint timing recovery circuit 200 comprises two phase detectors 202 and 204, a summer 206, signal detectors 208 and 210, a decision circuit 212, a level shifter 214, a loop filter 216 and a numerically controlled oscillator (NCO) 218. The phase detector 202 receives input signal A and the output of the NCO 218, compares the phases of these input signals, and generates a phase difference signal between input signal A and the NCO output. Similarly, the phase detector 204 receives input signal B and the output of the NCO 218, compares the phases of these input signals, and generates a signal (referred to herein as a phase signal) representing the difference in phase between input signal B and the NCO output.
The summer 206 adds the phase signals from the phase detectors 202 and 204. The sum of the phase signals is coupled to the decision circuit 212. The signal detectors 208 and 210 determine whether each of the respective inputs A and B are detectable. For example, the signal detectors 208 and 210 may determine whether the amplitude of each input signal A or B is greater than a threshold value. The status of the received signal, e.g., whether the signal was properly received, is coupled to the decision circuit 212.
The decision circuit 212 receives signals from the signal detectors 208 and 210 to determine the total number of input signals that were properly received in the joint timing recovery circuit 200. Thus, the decision circuit 212 may ignore a particularly weak input signal, i.e., an input signal having a low amplitude or signal level. In one embodiment, the decision circuit 212 comprises an n-bit priority encoder that outputs how many of up to 2n−1 inputs were received with a signal level that will facilitate accurate demodulation. For example, if the decision circuit 112 comprises a 2-bit priority encoder, the number of inputs may be 0, 1, 2 or 3.
The level shifter 214 uses the output of the decision circuit 212 to adjust the sum from the summer 206. Namely, the level shifter 214 adjusts the sum of the detected phases in response to the number of input signals that were detected as receivable by the signal detectors 208 and 210. The level shifter 214 adjusts the sum to be within the input range of the NCO 218. Otherwise, if the sum of the detected phases is outside the input range of the NCO 218, i.e., the sum is either too large or too small for the NCO 218, the NCO 218 cannot generate a signal with a correct phase estimate of any of the detected signals.
The level shifter 214 may use different approaches to adjust the sum of the detected phases. In one embodiment, the level shifter 214 divides the sum by the number of detected inputs. In another embodiment, the level shifter 214 either adds or subtracts an offset value to the sum of the phase detectors 202 and 204. For example, if the sum of detected phases is greater than the input range of the NCO 218, the level shifter 212 214 would subtract the offset from the sum. Similarly, if the sum of the detected phases is less than the input range of the NCO 218, the level shifter 212 214 would add the offset to the sum. The value of the offset is configured such that the adjusted sum is within the input range of the NCO 218.
The loop filter 216 filters the adjusted sum from the level shifter 214 to the NCO 218. The loop filter 216 typically comprises an integrator circuit that operates as a low pass filter. The NCO 218 receives the filtered sum and generates a phase estimate of the adjusted sum of detected phases. The generated phase estimate is coupled to the phase detectors 202 and 204. As such, only one NCO 218 is used to generate a common phase estimate for all the inputs, e.g., A and B, in the joint timing recovery system 200.
The phase estimate from the NCO is coupled to the phase detectors 202 and 204. The phase detectors 202 and 204 use the phase estimate and the input signals A and B to derive phase difference signals. Iteration of the phase difference signals in the joint timing recovery system 200 will stabilize the phase estimate from the NCO 218. The output of the NCO 218 is used as a timing signal, e.g., a timing recovery signal within the receiver.
By adjusting the sum of the detected phases within the input range of a single numerically controlled oscillator (NCO), the present invention generates a single timing signal for a receiver that receives multiple input signals. One such application of the joint timing recovery circuit 200 is a receiver having diverse antennas.
Although various embodiments which incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.

Claims (14)

1. A method for performing timing recovery comprising:
producing a phase signal plurality of phase signals by comparing a signal received at each of a plurality of inputs to a timing signal produced by a numerically controlled oscillator (NCO);
summing said plurality of phase signals to produce a sum;
adjusting said sum into an input range for the numerically controlled oscillator (NCO), wherein said adjusting comprises:
determining whether the signal received at each input can be accurately received, wherein said determining comprises ignoring a received signal having a low amplitude or signal level; and
dividing the sum by a number of potentially receivable inputs the received signals that were determined to be accurately received to produce an adjusted sum, wherein the number of the received signals that were determined to be accurately received is less than a number of the inputs that received a signal; and
producing a the timing signal within the NCO in response to the adjusted sum.
2. The method of claim 1 wherein said determining comprises:
determining whether an amplitude of the signal received at each input is greater than a threshold value.
3. A method for performing timing recovery comprising:
a plurality of phase detectors producing a plurality of phase signals, wherein each of the phase detectors comprises a respective first input that receives a respective signal, wherein each of the phase detectors comprises a respective second input that receives a timing signal produced by a numerically controlled oscillator (NCO), and wherein each of the phase detectors produces a respective phase signal of the plurality of phase signals by comparing a phase of the respective signal received at each of a plurality of inputsthe first input of the phase detector to a phase of the timing signal produced by a numerically controlled oscillator (NCO)received at the second input of the phase detector;
summing said plurality of phase signals to produce a sum;
adjusting said sum into an input range for the numerically controlled oscillator (NCO), wherein said adjusting comprises:
determining whether each a number of the first inputs that have a receivable signal, is receivable, wherein said determining comprises:
determining whether an amplitude of each signal at the first inputs is above a threshold value;
determining an offset using a number of receivable inputs; and
adjusting the sum using the offset; and
dividing said sum by the number of the first inputs that have a receivable signal to produce an adjusted sum, wherein the number of the first inputs that have a receivable signal is less than a number of the first inputs that receive a respective signal; and
producing a the timing signal within the NCO in response to the adjusted sum.
4. A method for performing timing recovery comprising:
producing a phase signal plurality of phase signals by comparing a signal received at each of a plurality of inputs to a timing signal produced by a numerically controlled oscillator (NCO);
summing said plurality of phase signals to produce a sum;
adjusting said sum into an input range for the numerically controlled oscillator (NCO), wherein said adjusting comprises:
determining whether each input is receivable has a receivable signal;
determining an offset using a number of the inputs determined to have a receivable inputs signal; and
adjusting the sum using the offset to produce an adjusted sum, wherein said adjusting by said offset comprises:
adding the sum by to the offset if the sum is below the input range; and
producing a the timing signal within the NCO in response to the adjusted sum.
5. A method for performing timing recovery comprising:
producing a phase signal plurality of phase signals by comparing a signal received at each of a plurality of inputs to a timing signal produced by a numerically controlled oscillator (NCO);
summing said plurality of phase signals to produce a sum;
adjusting said sum into an input range for the numerically controlled oscillator (NCO), wherein said adjusting comprises:
determining whether each input is receivable has a receivable signal;
determining an offset using a number of the inputs determined to have a receivable inputs signal; and
adjusting the sum using the offset to produce an adjusted sum, wherein said adjusting by said offset comprises:
subtracting the offset from the sum by the offset if the sum is above the input range; and
producing a the timing signal within the NCO in response to the adjusted sum.
6. An apparatus for performing timing recovery of a signal received at a plurality of inputs, said apparatus comprising:
a plurality of phase detectors each detecting a phase of said signal at a different input by comparing the input signal to a timing signal from a numerically controlled oscillator (NCO);
a summer for adding said detected phases to form a sum;
a level shifter for adjusting the sum to produce an adjusted sum that is within an input range of said NCO;
a loop filter for filtering the adjusted sum;
the NCO for generating a the timing signal in response to the filtered sum;
a plurality of signal detectors each for determining whether an input signal is receivable; and
a decision circuit using a total of receivable input signals to determine an adjustment to the sum by said level shifter,
wherein said decision circuit determines an offset that is added to or subtracted from the sum by said level shifter.
7. The apparatus of claim 6 wherein said decision circuit divides the sum by the total of receivable input signals.
8. The apparatus of claim 6 wherein said decision circuit determines an offset that is added to or subtracted from the sum by said level shifter.
9. An apparatus for performing timing recovery of a signal received at a plurality of inputs, said apparatus comprising:
a plurality of phase detectors each detecting a phase of said signal at a different input by comparing the input signal to a timing signal from a numerically controlled oscillator (NCO);
a summer for adding said detected phases to form a sum;
a level shifter for adjusting the sum to produce an adjusted sum that is within an input range of said NCO;
a loop filter for filtering the adjusted sum to produce a filtered sum;
the NCO for generating the timing signal in response to the filtered sum;
a plurality of signal detectors each for determining whether an input signal is receivable; and
a decision circuit using a total number of inputs determined to have a receivable input signal so as to determine an offset that is added to or subtracted from the sum by said level shifter.
10. An apparatus for performing timing recovery of a signal received at a plurality of inputs, the apparatus comprising:
means for producing a plurality of phase signals by comparing a signal received at each of a plurality of inputs to a timing signal produced by a numerically controlled oscillator (NCO);
means for summing the plurality of phase signals to produce a sum;
means for adjusting the sum into an input range for the numerically controlled oscillator (NCO), wherein the means for adjusting includes means to determine an offset using a number of receivable inputs and to adjust the sum so as to produce an adjusted sum by adding the offset to the sum or subtracting the offset from the sum; and
means for producing the timing signal within the NCO in response to the adjusted sum.
11. The apparatus of claim 10,
wherein the means for adjusting the sum into an input for the NCO comprises means for determining whether each input has a receivable signal, and
wherein determining whether each input has a receivable signal includes determining whether an amplitude of each input is greater than a threshold value.
12. An apparatus for performing timing recovery of a signal received at a plurality of inputs, the apparatus comprising:
means for producing a plurality of phase signals by comparing a signal received at each of a plurality of inputs to a timing signal produced by a numerically controlled oscillator (NCO);
means for summing the plurality of phase signals to produce a sum;
means for adjusting the sum to produce an adjusted sum that is within an input range for the numerically controlled oscillator (NCO), wherein the means for adjusting the sum comprises means for using a total number of inputs determined to have a receivable input signal so as to determine an offset for adjusting the sum; and
means for producing the timing signal within the NCO in response to the adjusted sum,
wherein if the sum is greater than the input range for the NCO, then adjusting the sum includes subtracting the offset from the sum, and
wherein if the sum is less than the input range for the NCO, then adjusting the sum includes adding the offset to the sum.
13. A method for performing timing recovery comprising:
producing a plurality of phase signals by comparing a signal received at each of a plurality of inputs to a timing signal produced by a numerically controlled oscillator (NCO);
summing the plurality of phase signals to produce a sum;
adjusting the sum into an input range for the numerically controlled oscillator (NCO), wherein the adjusting comprises (i) determining an offset using a number of inputs determined to have a receivable signal, and (ii) adjusting the sum using the offset to produce an adjusted sum, wherein adjusting the sum comprises adding the offset to the sum if the sum is less than the input range; and
producing the timing signal within the NCO in response to the adjusted sum.
14. A method for performing timing recovery comprising:
producing a plurality of phase signals by comparing a signal received at each of a plurality of inputs to a timing signal produced by a numerically controlled oscillator (NCO);
summing the plurality of phase signals to produce a sum;
adjusting the sum into an input range for the numerically controlled oscillator (NCO), wherein the adjusting comprises (i) determining an offset using a number of inputs determined to have a receivable signal, and (ii) adjusting the sum using the offset to produce an adjusted sum, wherein adjusting the sum comprises subtracting the offset from the sum if the sum is greater than the input range; and
producing the timing signal within the NCO in response to the adjusted sum.
US11/805,865 2001-04-13 2007-05-23 Method and apparatus for performing joint timing recovery of multiple received signals Expired - Lifetime USRE41691E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/805,865 USRE41691E1 (en) 2001-04-13 2007-05-23 Method and apparatus for performing joint timing recovery of multiple received signals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/835,030 US6947498B2 (en) 2001-04-13 2001-04-13 Method and apparatus for performing joint timing recovery of multiple received signals
US11/805,865 USRE41691E1 (en) 2001-04-13 2007-05-23 Method and apparatus for performing joint timing recovery of multiple received signals

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/835,030 Reissue US6947498B2 (en) 2001-04-13 2001-04-13 Method and apparatus for performing joint timing recovery of multiple received signals

Publications (1)

Publication Number Publication Date
USRE41691E1 true USRE41691E1 (en) 2010-09-14

Family

ID=25268399

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/835,030 Ceased US6947498B2 (en) 2001-04-13 2001-04-13 Method and apparatus for performing joint timing recovery of multiple received signals
US11/805,865 Expired - Lifetime USRE41691E1 (en) 2001-04-13 2007-05-23 Method and apparatus for performing joint timing recovery of multiple received signals

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/835,030 Ceased US6947498B2 (en) 2001-04-13 2001-04-13 Method and apparatus for performing joint timing recovery of multiple received signals

Country Status (1)

Country Link
US (2) US6947498B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7317756B2 (en) 2001-12-06 2008-01-08 Pulse-Link, Inc. Ultra-wideband communication apparatus and methods
US7257156B2 (en) * 2001-12-06 2007-08-14 Pulse˜Link, Inc. Systems and methods for equalization of received signals in a wireless communication network
US8045935B2 (en) 2001-12-06 2011-10-25 Pulse-Link, Inc. High data rate transmitter and receiver
KR100462471B1 (en) * 2002-09-05 2004-12-17 한국전자통신연구원 Apparatus for compensating phase error of digital signal and method of the same
CN101567687A (en) * 2008-04-21 2009-10-28 扬智科技股份有限公司 Signal generation circuit

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3555194A (en) * 1967-11-17 1971-01-12 Nippon Electric Co Interstation synchronization apparatus
US5321850A (en) * 1991-10-09 1994-06-14 Telefonaktiebolaget L M Ericsson Diversity radio receiver automatic frequency control
US6169907B1 (en) * 1997-10-21 2001-01-02 Interwave Communications International Ltd. Power control of remote communication devices
US6307413B1 (en) 1999-12-23 2001-10-23 Cypress Semiconductor Corp. Reference-free clock generator and data recovery PLL
US20020049936A1 (en) * 2000-07-31 2002-04-25 Vadim Gutnik Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals
US20020136342A1 (en) * 2001-03-20 2002-09-26 Gct Semiconductor, Inc. Sample and hold type fractional-N frequency synthesezer
US20030016087A1 (en) * 2001-07-19 2003-01-23 Matsushita Electric Industrial Co., Ltd. Phase-locked loop circuit and data reproduction apparatus
US20030085739A1 (en) * 2001-11-07 2003-05-08 Hirofumi Totsuka Method of and apparatus for detecting difference between frequencies, and phase locked loop circuit

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3555194A (en) * 1967-11-17 1971-01-12 Nippon Electric Co Interstation synchronization apparatus
US5321850A (en) * 1991-10-09 1994-06-14 Telefonaktiebolaget L M Ericsson Diversity radio receiver automatic frequency control
US6169907B1 (en) * 1997-10-21 2001-01-02 Interwave Communications International Ltd. Power control of remote communication devices
US6307413B1 (en) 1999-12-23 2001-10-23 Cypress Semiconductor Corp. Reference-free clock generator and data recovery PLL
US20020049936A1 (en) * 2000-07-31 2002-04-25 Vadim Gutnik Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals
US20020136342A1 (en) * 2001-03-20 2002-09-26 Gct Semiconductor, Inc. Sample and hold type fractional-N frequency synthesezer
US20030016087A1 (en) * 2001-07-19 2003-01-23 Matsushita Electric Industrial Co., Ltd. Phase-locked loop circuit and data reproduction apparatus
US20030085739A1 (en) * 2001-11-07 2003-05-08 Hirofumi Totsuka Method of and apparatus for detecting difference between frequencies, and phase locked loop circuit

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
Gutnik et al., "Clock Distribution Circuits and Methods of Operating Same That Use Multiple Clock Circuits Connected By Phase Detector Circuits To Generate and Synchronize Local Clock Signals".
Lee et al., "Sample and Hold Type Fractional-N Frequency Synthesizer".
Totsuke, "Method of and Apparatus for Detecting Difference Between Frequencies, And Phase Locked Loop Circuit".
U.S. Appl. No. 60/221,709, filed on Jul 31, 2000. *
Yamane et al., "Phase-Locked Loop Circuit and Data Reproduction Apparatus".

Also Published As

Publication number Publication date
US20020150177A1 (en) 2002-10-17
US6947498B2 (en) 2005-09-20

Similar Documents

Publication Publication Date Title
US8761328B2 (en) Equalizer architecture for data communication
CN1659780B (en) Decision feedback equalizer
US7580482B2 (en) Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver
US7342981B2 (en) Digital receiver having adaptive carrier recovery circuit
US6038266A (en) Mixed mode adaptive analog receive architecture for data communications
KR100270893B1 (en) Detection of co-channel interference in digital television signals
US20050286625A1 (en) Equalizer capable of adjusting step size and equalization method thereof
EP0609828A2 (en) Adaptive matched filter
USRE41691E1 (en) Method and apparatus for performing joint timing recovery of multiple received signals
US20060203900A1 (en) Burst error limiting feedback equalizer system and method for multidimensional modulation systems
GB1587421A (en) Method of and apparatus for digital signal equalization
CN1518820B (en) Phase tracking system
US5173925A (en) Demodulating system capable of accurately equalizing received signals using error correction codes
JPH01157112A (en) Automatic equalization system
JP4389934B2 (en) Clock recovery circuit
CA2054049A1 (en) Apparatus and method for removing distortion in a received signal
JP3527270B2 (en) Multipath transmission compensation method in TDMA system
US7190709B2 (en) Early-late correlation for timing error correction in data communication receivers
US20040001541A1 (en) AGC fine-tuning be the adaptive time domain equalizer
US9025969B2 (en) Method with improved phase robustness in coherent detected optical system
US5825818A (en) Apparatus and method of recovering a timing signal in a transmission apparatus by adjusting tap coefficients
US6108375A (en) Equalization circuit for unknown QAM constellation size
GB2296411A (en) Automatic equalizer
EP1340348B1 (en) Method and apparatus for increasing the quality of the receiver synchronization of qam or cap modulated modem connection
TWI253260B (en) Signal processing apparatus capable of enhance correctness of feedbacked signal

Legal Events

Date Code Title Description
AS Assignment

Owner name: SARNOFF CORPORATION, NEW JERSEY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REED, CHARLES, JR.;REEL/FRAME:019707/0718

Effective date: 20010412

Owner name: TRANSPACIFIC IP LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SARNOFF CORPORATION;REEL/FRAME:019707/0720

Effective date: 20060719

AS Assignment

Owner name: MIYAKO S.A., L.L.C., DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSPACIFIC IP LTD.;REEL/FRAME:021083/0889

Effective date: 20060711

AS Assignment

Owner name: TRANSPACIFIC PLATINUMERIC, LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSPACIFIC IP LTD.;REEL/FRAME:022629/0478

Effective date: 20090416

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12