USRE40628E1 - Apparatus for reducing exposing time of an image processing system - Google Patents

Apparatus for reducing exposing time of an image processing system Download PDF

Info

Publication number
USRE40628E1
USRE40628E1 US11/490,506 US49050606A USRE40628E US RE40628 E1 USRE40628 E1 US RE40628E1 US 49050606 A US49050606 A US 49050606A US RE40628 E USRE40628 E US RE40628E
Authority
US
United States
Prior art keywords
resolution mode
signal
photo
period
cells
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US11/490,506
Inventor
Shih-Huang Chen
Shih-Zheng Kuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hanger Solutions LLC
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to TRANSPACIFIC IP, LTD. reassignment TRANSPACIFIC IP, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VEUTRON CORPORATION
Assigned to UMAX DATA SYSTEMS, INC. reassignment UMAX DATA SYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, SHIH-HUANG, SHIH-ZHENG, KUO
Priority to US11/490,506 priority Critical patent/USRE40628E1/en
Application filed by Individual filed Critical Individual
Assigned to VEUTRON CORPORATION reassignment VEUTRON CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: UMAX DATA SYSTEMS, INC.
Publication of USRE40628E1 publication Critical patent/USRE40628E1/en
Application granted granted Critical
Assigned to TRANSPACIFIC SYSTEMS, LLC reassignment TRANSPACIFIC SYSTEMS, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TRANSPACIFIC IP LTD.
Assigned to TITUSVILLE CANAVERAL LLC reassignment TITUSVILLE CANAVERAL LLC MERGER (SEE DOCUMENT FOR DETAILS). Assignors: TRANSPACIFIC SYSTEMS, LLC
Assigned to INTELLECTUAL VENTURES I LLC reassignment INTELLECTUAL VENTURES I LLC MERGER (SEE DOCUMENT FOR DETAILS). Assignors: TITUSVILLE CANAVERAL LLC
Anticipated expiration legal-status Critical
Assigned to HANGER SOLUTIONS, LLC reassignment HANGER SOLUTIONS, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTELLECTUAL VENTURES ASSETS 161 LLC
Assigned to INTELLECTUAL VENTURES ASSETS 161 LLC reassignment INTELLECTUAL VENTURES ASSETS 161 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTELLECTUAL VENTURES I LLC
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/40—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled
    • H04N25/44—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled by partially reading an SSIS array
    • H04N25/445—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled by partially reading an SSIS array by skipping some contiguous pixels within the read portion of the array
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/701—Line sensors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/50—Control of the SSIS exposure
    • H04N25/53—Control of the integration time

Definitions

  • This invention relates to apparatus for reducing minimum exposing time of an image-acquiring device of an image processing system, and particularly relates to apparatus for reducing minimum scanning time necessary for a high-resolution-image-acquiring device to scan an object in a low resolution.
  • An image processing system makes use of focusing a reflected light beam from an object through a photodetector to generate an electrical signal representing the image of the object for further processing, storing and displaying.
  • various applications such as image scanners, camera recorders or facsimile machines everywhere in the modern world, in spite of somewhat differences between these machines, there is one necessary primary step. In other words, it is necessary for an image system to acquire an image signal by converting an image of the object to an electrical signal.
  • FIG. 1 the block diagram in the prior art is shown in FIG. 1 . It is composed of an exposing timing signal source 8 , a shift control signal source 9 , a light source 10 , a glass surface 11 , a mirror 12 , a lens 13 , a photo-sensing device 14 , a charge coupled device (CCD) shift register 15 , a pre-processing device 16 and a post-processing device 17 .
  • the pre-processing device 16 is implemented by electrically coupling a dc-gain voltage amplifier 16 a, an analogue-to-digital converter (ADC) 16 b.
  • ADC analogue-to-digital converter
  • photo-sensing device 14 converts the light emitted by light source 10 , a text or a picture firstly reflected by the glass surface 11 and secondly reflected by the mirror 12 to an image signal.
  • the photo-sensing device 14 pour out all the charges to the CCD shift register 15 . After the photo-sensing device 14 has poured out all the stored charges, it cumulate the charges produced in the time interval between the back edge of the pulse 21 and front edge of the pulse 23 . Subsequently, the photo-sensing device begins to produce and accumulate charge until next front edge arrives. Thus an optical image is transformed into an electrical signal.
  • the electrical signal parallel output to the CCD shift register 15 , and is serially fed to the pre-processing device 16 .
  • photo-sensing device 14 responding to the exposing timing signal source 8 , and that of the CCD shift register 15 responding to the shift control signal source 9 .
  • the operation of the system is described below.
  • a line of scanned object is exposed to the light source 10 , and the photo-sensing device 14 transfers the light from the line on the scanned object into a plurality of groups of charges responding to the pulse 19 and pulse 21 of the output signal 20 of the exposing timing signal source 8 .
  • Each cell of the photo-sensing device 14 is exposed to the light from the lens 13 during the exposing time interval between pulse 21 and 23 of the output signal 20 of the exposing timing signal source 8 .
  • the plurality groups of charges is fed to the CCD shift register 15 at the same time.
  • each of the plurality groups of charges generated by each cell of the photo-sensing device 14 is fed to the corresponding potential-energy wells of the CCD shift register 15 .
  • each of the plurality groups of charges stored in each potential-energy wells in the CCD shift register 15 is transmitted to the pre-processing device 16 one after another responding to the output clock pulse 30 of the shift control signal source 9 .
  • the plurality groups of charge is stored in each potential-energy well of the CCD shift register 15 before the pulse 23 next to the pulse 21 arrive at the photo-sensing device 14 .
  • each group of charge stored in each potential-energy well of the CCD shift register 15 is subsequently transmitted to the pre-processing device 16 .
  • the group of charge stored in the first potential-energy well a 1 of the CCD shift register 15 is transmitted to the pre-processing device 16 responding to the first pulse 31 A 1 of the clock pulse 30 (shown in FIG. 3 ).
  • the group of charge stored in the second potential-energy well a 2 of the CCD shift register 15 is transmitted to the pre-processing device 16 responding to the second pulse 31 A 2 of the clock pulse 30 (shown in FIG. 3 ).
  • the group of charge stored in the n'th potential-energy well an of the CCD shift register 15 is transmitted to the pre-processing device 16 responding to the n'th pulse 31 An of the clock pulse 30 (shown in FIG. 3 ).
  • the pulse 23 of the pulse 20 arrives at the photo-sensing device 14 . So the exposing time of the photo-sensing device 14 is a fixed value, i.e., time interval between pulse 21 and pulse 23 , which is a multiplication of pixel rate and pixel number, in spite of the variation of operational mode.
  • the pixel rate mentioned above is the number of group of charge stored in the potential-energy well of the CCD shift register 15 in a unit time interval.
  • the pixel number mentioned above is the number of the potential-energy well of the CCD shift register 15 .
  • a high resolution mode more cells of the photo-sensing device 14 are utilized to be exposed to the light source 10 .
  • less cells of the photo-sensing device 14 are utilized to expose to the light source 10 .
  • the lens seat 18 is moved to a position to fit the scope of projection to the photo-sensing device 14 .
  • the position of the lens 13 and the lens seat 18 in the low resolution mode which employing less cells of photo-sensing device 14 is not illustrated in FIG. 1 .
  • the necessary exposing time interval employed in the high resolution mode is the same as that of the low resolution mode. So the user has to wait for a while even the low resolution mode of the image processing system is employed. This is an origin of waste of time for the user.
  • the dc-gain voltage amplifier 16 a adjusts the dc-gain of the electrical signal and then feed it to the ADC 16 b. Contrast adjustment by a Gamma characteristic is performed by the post-processing means 17 , and then obtained the output signal which can be further processed or displayed.
  • the present invention proposes apparatus for converting an optical image through a lens to an electrical signal.
  • the apparatus mention above includes the following devices.
  • the photo-sensing device is used to expose to the light of the optical image responding to an exposing timing signal from an exposing timing signal source.
  • the optical image is converted to a plurality groups of charge.
  • the shift register is used to parallel receive the plurality groups of charge and serially transmit the plurality groups of charge responding to a shift control signal from a shift control signal source.
  • the serially transmitted plurality groups of charge form the electrical signal.
  • the control device is used to respectively generate a first reset signal and a second reset signal during a first resolution mode and a second resolution mode of the apparatus.
  • the first number of cells of the photo-sensing device is exposed to the light of the optical image during the first resolution mode
  • the second number of cells of the photo-sensing device is exposed to light of the optical image during the second resolution mode.
  • the first number of cells of the photo-sensing device is greater than the second number of cells of the photo-sensing device.
  • the period of the first reset signal is proportional to the first number of cells of the photo-sensing device, and the period of the second reset signal is proportional to the second number of cells of the photo-sensing device. In addition, the period of the first reset signal being greater than the second reset signal.
  • the reset device is used to lead the charges in the shift register to ground responding to the first reset signal and the second reset signal.
  • the reset device coupled to the shift register is used to generate the potential-energy well at the end of each period of the first reset signal and the second reset signal.
  • the potential-energy well accommodates and throwaway residual charges in the CCD shift register.
  • the photo-sensing device converts the optical image to the plurality groups of charge responding to the exposing timing signal.
  • the period of the exposing timing signal is no less than the period of the first reset signal when the image processing system is in the first resolution mode.
  • the period of the exposing timing signal is no less than period of the second reset signal when the image processing system is in the second resolution mode.
  • Selection device is used to determine whether the apparatus operates in the first resolution mode or in the second resolution mode according to user's selection.
  • the apparatus is operated in the first resolution mode according to the first selection signal, the apparatus being operated in the second resolution mode according to the second selection signal.
  • Positioning device is used to drive the lens to a first image-capturing position responding to the first selection signal to project the optical image on the first number of cells of the photo-sensing device during the first resolution mode.
  • the positioning device d is used to drive the lens to a first image-capturing position responding to the second selection signal to focus the optical image on the second number of cells of the photo-sensing device during the second resolution mode.
  • the pre-processing device is used to adjust the dc (direct current) voltage of the electrical signal from the shift register as well as convert the electrical signal from the analog format to the digital format.
  • the post processing device is used to adjust the contrast of the digital electrical signal.
  • the selection device mentioned above can be soft ware or user interface.
  • the positioning device mentioned above can be driving motor, and the pre-processing device can be included in a CCD (Charged Coupled Device).
  • FIG. 1 illustrates the schematic diagram of the image processing system in the prior art, which has high resolution mode and low resolution mode;
  • FIG. 2 illustrates the wave form of the exposing timing signal utilized in both high resolution mode and low resolution mode of the prior art image processing system
  • FIG. 3 illustrates the wave form of the shift control signal utilized to drive the charges in the CCD shift register in both high resolution mode and low resolution mode of the prior art image processing system
  • FIG. 4 illustrates the schematic diagram of the image processing system in the preferred embodiment of the present invention, which has high resolution mode and low resolution mode;
  • FIG. 5 illustrates the wave form of the exposing timing signal utilized in high resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention
  • FIG. 6 illustrates the wave form of the exposing timing signal utilized in low resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention
  • FIG. 7 illustrates the wave form of the shift control signal utilized to drive the charges in the CCD shift register in both high resolution mode and low resolution mode of the of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention
  • FIG. 8 illustrates the wave form of the high resolution reset signal utilized in high resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention
  • FIG. 9 illustrates the wave form of the low resolution reset signal utilized in low resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention.
  • FIG. 10A illustrates the schematic cross-sectional view of a preferred embodiment of the reset gate in the image-acquiring device of the image processing system according to the preferred embodiment of the present invention
  • FIG. 10B illustrates the position of the charges and the potential-energy wells induced by individual electrodes of the reset gate in a normal conduction, at this time, the charges are conducted to the CCD shift register;
  • FIG. 10C illustrates the position of the charges and the potential-energy wells induced by individual electrodes of the reset gate, at this time, the charges in the CCD shift register are conducted to ground.
  • the image-acquiring device of the image processing system proposes apparatus for reducing minimum exposing timing interval.
  • fewer cells of photo-sensing device are exposed, and the corresponding number of pulses of the shift control signal are utilized to drive the charges in the potential-energy wells within the CCD shift register in the low resolution operational mode. So the exposing timing interval of the image-acquiring device of the image processing system is reduced according to the present invention.
  • the image processing system makes use of focusing light beam from an object through a photodetector to generate an electrical signal representing the image of the object for further processing, storing and displaying.
  • various applications such as image scanners, camera recorders or facsimile machines everywhere in the modern world, in spite of somewhat differences between these machines, one primary step is necessary. In other words, it is necessary for an image processing system to acquire an image signal by converting an image of the object to an electrical signal, which performed by an image-acquiring device.
  • FIG. 4 the block diagram is shown in FIG. 4 . It is composed of an exposing timing signal source 58 , a shift control signal source 59 , a light source 60 , a glass surface 61 , a mirror 62 , a lens 63 , a photo-sensing device 64 , a charge coupled device (CCD) shift register 65 , a reset gate 66 , a counter 67 , a pre-processing device 69 and a post-processing device 70 .
  • CCD charge coupled device
  • the pre-processing device 69 is implemented by electrically coupling a dc-gain voltage amplifier 69 a, an analogue-to-digital converter (ADC) 69 b.
  • ADC analogue-to-digital converter
  • the waveform of the first exposing timing signal 80 h or the second exposing timing signal 80 l, shown in FIG. 5 , of an exposing timing signal source 58 is fed to photo-sensing device 64 .
  • the high resolution mode and the low resolution mode are provided to the user for various applications.
  • the user can use the software interface 71 to select the high resolution mode or the low resolution mode as the operation mode of the image processing system. For example, when the user click on the L bottom of the software interface 71 , a selection signal is sent to the positioning means 73 , and positioning means 73 drives the lens 63 from position Ph to position Pl. It is designed that the fewer cells of photo-sensing device 64 are exposed to the light source 60 when the lens 63 locates at the position Pl. So fewer cells of photo-sensing device 64 are exposed to the light source 60 in the low resolution mode than the high resolution mode.
  • the image-acquiring device mentioned above operates in the way that photo-sensing device 64 converts the light emitted by light source 60 , a text or a picture firstly reflected by the glass surface 61 and secondly reflected by the mirror 62 to a plurality groups of charges. A portion of the photo-sensing device 64 is exposed to the light refracted by the lens 63 at the position Pl.
  • the present invention provide the exposing timing signal source 58 that can output the first exposing timing signal 80 h ( FIG. 5 ) or the second exposing timing signal 80 i ( FIG. 6 ) responding to the selection of the high or low resolution mode in the software interface 71 .
  • the photo-sensing device 64 After the plurality groups of charges has been generated by the photo-sensing device 64 , then is transmitted to the corresponding potential-energy wells of the CCD shift register 65 in accordance with the first exposing timing signal 80 h or the second exposing timing signal 80 i from the exposing timing signal source 58 .
  • the plurality groups of charge in the potential-energy wells of the CCD shift register 65 are driven one after another to the pre-processing device 69 .
  • the plurality groups of charge form the electrical signal representing one scan line of the scanned image.
  • one line on the scanned object is converted to the electrical signal.
  • the dc-gain voltage amplifier 69 a adjusts the dc-gain of the electrical signal and then feed it to the ADC 69 b. Contrast adjustment by a Gamma characteristic is performed by the post-processing means 70 , and then obtained the output signal representing the image, which can be used to further processed or displayed.
  • the image-acquiring device of the image processing system can reduce scanning time in the low resolution scanning mode, and the principle is described below.
  • the plurality groups of charge generated during the high resolution mode exposing timing interval i.e., the time between the first pulse 79 and the second pulse 81
  • the plurality groups of charge stored in the corresponding potential-energy wells in the CCD shift register 65 are driven to the pre-processing device 69 by each pulse ( 91 A 1 , 91 A 2 , .
  • the clock pulse 90 (FIG. 7 ). Also, the clock pulse 90 is fed to the counter 67 , and the high resolution reset signal 95 hs has the period the same as that of the high resolution mode exposing timing interval due to the value transmitted to the counter 67 resulted from the set-up in the software interface 71 .
  • the photo-sensing device 64 has 10600 cells, thus the number of pulse between the pulse 91 A 1 and 91 An is 10600. So the high resolution mode exposing timing interval is not less than the multiplicity of 10600 and the pixel rate which stands for how much time does it take for the transmission of each group of charge from the CCD shift register 65 to the pre-processing device 69 .
  • the duration between the first reset pulse 96 hs 1 and the second reset pulse 96 hs 2 is approximately equal to the high resolution mode exposing timing interval between the first pulse 81 and the second pulse 83 in FIG. 5 .
  • the second reset pulse 96 hs 2 of the high resolution reset signal 95 hs from the counter 67 arrive at the reset gate 66 .
  • All the charges stored in the CCD shift register 65 are transmitted to ground by way of the reset gate 66 which is turned on by the second reset pulse 96 hs 2 of the high resolution reset signal 95 hs.
  • the next line on the scanned object (text, or picture) is subsequently driven by the second pulse 83 to the CCD shift register 65 , and is converted to generate the other plurality groups of charge in the next exposing timing interval.
  • the software interface 71 when the user utilizes the software interface 71 to select the low resolution (operation) mode.
  • the plurality groups of charge generated during the low resolution mode exposing timing interval (i.e., the time between the third pulse 98 and the fourth pulse 99 ) by the photo-sensing device 64 are driven to the CCD shift register 65 responding to the fourth pulse 98 (FIG. 6 ).
  • each of the plurality groups of charge stored in the corresponding potential-energy wells in the CCD shift register 65 are driven to the pre-processing device 69 by each pulse ( 91 A 1 , 91 A 2 , . . . , 91 Ak) of the clock pulse 90 (FIG. 7 ).
  • the clock pulse 90 is fed to the counter 67 , and the low resolution reset signal 105 s ( FIG. 9 ) has the period about half of that of the high resolution mode exposing timing interval due to the value transmitted to the counter 67 resulted from the set-up relating to the “L” bottom on the software interface 71 .
  • the photo-sensing device 64 has 10600 cells, and the low resolution mode be employed to scan the image.
  • the number of pulse between the pulse 90 A 1 and 90 An is 5300. So the low resolution mode exposing timing interval is not less than the multiplicity of 5300 and the pixel rate which stands for how much time does it take for the transmission of each group of charge from the CCD shift register 65 to the pre-processing device 69 .
  • the duration between the third reset pulse 105 s 2 and the fourth reset pulse 105 s 3 is approximately equal to the low resolution mode exposing timing interval between the third pulse 98 and the third pulse 99 in FIG. 6 .
  • the reset gate 66 in the preferred embodiment of the present invention can be implemented by many devices, such as a charge coupled device (CCD).
  • CCD charge coupled device
  • FIG. 10A the electrode Ereset of the reset gate 66 is coupled to the counter 67 (FIG. 4 ).
  • the cross-section of the potential-energy well is illustrated as line PW 1 , and the charges are still in the photo-sensing device 64 .
  • FIG. 10B the transfer gate and the CCD phase are applied with voltages such that the resulted potential-energy well is as line PW 2 , and the charges in the photo-sensing device 64 flow to the potential-energy well under the CCD phase electrode.
  • the CCD phase and the reset gate are applied with voltages such that the charges in the potential-energy well under the CCD phase electrode are conducted to the potential-energy well under the CCD reset drain. Then the charges in the potential-energy well under the CCD reset drain are eliminated (such as conducted to ground).
  • the necessary exposing time for the low resolution mode is half of that of the high resolution mode. So the image-acquiring device of the image processing system according to the preferred embodiment of the present invention can save the scanning time when operate in low resolution mode.
  • the reset gate and the reset signal utilized to control the reset gate are the elements to reduce the necessary exposing time in low resolution mode, so the scanning time can be reduced in the preferred embodiment of the present invention.
  • there can be many kinds of circuits or structure of the image-acquiring device can perform the function as the present invention.
  • the counter can be spared, or there can be two lens in the image-acquiring device.
  • the two lens are respectively employed in low resolution mode and high resolution mode.
  • the position means can be driving motor, and the software interface can be implemented not only in a computer as a application interface, but also can be implemented in the image processing system in the preferred embodiment of the present invention.
  • a low resolution mode fewer cells of photo-sensing device are used to expose to a scan line of the scanned object, so only a number of potential-energy wells of the CCD shift register are used to store the plurality groups of charge during an exposing timing interval.
  • the present invention is to lead the residual charges in the potential-energy wells of the CCD shift register to ground whenever the plurality groups of charges generated by the fewer cells of the photo-sensing device had been sent to the pre-processing device. So the waste of time in a lower resolution mode is averted in the present invention.
  • the low resolution mode and high resolution mode in the present invention is just preferred embodiments, there can be several resolution mode can be employed in the present invention, even the user can input the desired resolution. Because the resolution mode is the feature of the present invention, it is only the operational conduction of the present invention, the different resolution modes are not detailed in this specification.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Studio Devices (AREA)

Abstract

Apparatus for reducing exposing time of an image processing system is disclosed herein. The image processing system including a shift register coupled to a photo-sensing means, the photo-sensing device is used to convert an optical image from a lens to a plurality groups of charge to form an electrical signal. The apparatus includes control device (counter) and a reset gate. The control device generates the first reset signal and the second reset signal depending on whether the image processing system is in a first resolution mode or a second resolution mode. A first number of cells of the photo-sensing device are exposed to the light of the optical image during the first resolution mode, and a second number of cells of the photo-sensing device being exposed to the optical image during the second resolution mode. The first number of cells is greater than the second number of cells. The reset device is used to eliminate the residual charges in the shift register responding to the first reset signal and the second reset signal. The reset device is coupled to the shift register, and throwaway charges generated by the cells of the photo-sensing device, which are not exposed to the light of the optical image.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to apparatus for reducing minimum exposing time of an image-acquiring device of an image processing system, and particularly relates to apparatus for reducing minimum scanning time necessary for a high-resolution-image-acquiring device to scan an object in a low resolution.
2. Description of the Prior Art
An image processing system makes use of focusing a reflected light beam from an object through a photodetector to generate an electrical signal representing the image of the object for further processing, storing and displaying. Among various applications such as image scanners, camera recorders or facsimile machines everywhere in the modern world, in spite of somewhat differences between these machines, there is one necessary primary step. In other words, it is necessary for an image system to acquire an image signal by converting an image of the object to an electrical signal.
Taking an image scanner as example, the block diagram in the prior art is shown in FIG. 1. It is composed of an exposing timing signal source 8, a shift control signal source 9, a light source 10, a glass surface 11, a mirror 12, a lens 13, a photo-sensing device 14, a charge coupled device (CCD) shift register 15, a pre-processing device 16 and a post-processing device 17. The pre-processing device 16 is implemented by electrically coupling a dc-gain voltage amplifier 16a, an analogue-to-digital converter (ADC) 16b. The waveform of the output signal 20, shown in FIG. 2, of an exposing timing signal source 8 is fed to photo-sensing device 14.
This system mentioned above operates in the way that photo-sensing device 14 converts the light emitted by light source 10, a text or a picture firstly reflected by the glass surface 11 and secondly reflected by the mirror 12 to an image signal.
Note that when the front edge of pulse 21 (FIG. 2) is fed to the photo-sensing device 14, the photo-sensing device 14 pour out all the charges to the CCD shift register 15. After the photo-sensing device 14 has poured out all the stored charges, it cumulate the charges produced in the time interval between the back edge of the pulse 21 and front edge of the pulse 23. Subsequently, the photo-sensing device begins to produce and accumulate charge until next front edge arrives. Thus an optical image is transformed into an electrical signal. The electrical signal parallel output to the CCD shift register 15, and is serially fed to the pre-processing device 16.
To precisely describe the operation of photo-sensing device 14 responding to the exposing timing signal source 8, and that of the CCD shift register 15 responding to the shift control signal source 9. The operation of the system is described below. A line of scanned object is exposed to the light source 10, and the photo-sensing device 14 transfers the light from the line on the scanned object into a plurality of groups of charges responding to the pulse 19 and pulse 21 of the output signal 20 of the exposing timing signal source 8. Each cell of the photo-sensing device 14 is exposed to the light from the lens 13 during the exposing time interval between pulse 21 and 23 of the output signal 20 of the exposing timing signal source 8. After the pulse 21 has arrived at the photo-sensing device 14, the plurality groups of charges is fed to the CCD shift register 15 at the same time. In addition, each of the plurality groups of charges generated by each cell of the photo-sensing device 14 is fed to the corresponding potential-energy wells of the CCD shift register 15.
Subsequently, each of the plurality groups of charges stored in each potential-energy wells in the CCD shift register 15 is transmitted to the pre-processing device 16 one after another responding to the output clock pulse 30 of the shift control signal source 9. The plurality groups of charge is stored in each potential-energy well of the CCD shift register 15 before the pulse 23 next to the pulse 21 arrive at the photo-sensing device 14. In addition, each group of charge stored in each potential-energy well of the CCD shift register 15 is subsequently transmitted to the pre-processing device 16. In other words, the group of charge stored in the first potential-energy well a1 of the CCD shift register 15 is transmitted to the pre-processing device 16 responding to the first pulse 31A1 of the clock pulse 30 (shown in FIG. 3).
Then the group of charge stored in the second potential-energy well a2 of the CCD shift register 15 is transmitted to the pre-processing device 16 responding to the second pulse 31A2 of the clock pulse 30 (shown in FIG. 3). Finally the group of charge stored in the n'th potential-energy well an of the CCD shift register 15 is transmitted to the pre-processing device 16 responding to the n'th pulse 31An of the clock pulse 30 (shown in FIG. 3). For the operation mentioned above, it is designed that after the n'th pulse 31An of the clock pulse 30 has been arrived at the CCD shift register 15, the pulse 23 of the pulse 20 arrives at the photo-sensing device 14. So the exposing time of the photo-sensing device 14 is a fixed value, i.e., time interval between pulse 21 and pulse 23, which is a multiplication of pixel rate and pixel number, in spite of the variation of operational mode.
The pixel rate mentioned above is the number of group of charge stored in the potential-energy well of the CCD shift register 15 in a unit time interval. The pixel number mentioned above is the number of the potential-energy well of the CCD shift register 15. In a high resolution mode, more cells of the photo-sensing device 14 are utilized to be exposed to the light source 10. Whereas, in a low resolution mode, less cells of the photo-sensing device 14 are utilized to expose to the light source 10. In addition, the lens seat 18 is moved to a position to fit the scope of projection to the photo-sensing device 14. The position of the lens 13 and the lens seat 18 in the low resolution mode which employing less cells of photo-sensing device 14 is not illustrated in FIG. 1. However the necessary exposing time interval employed in the high resolution mode is the same as that of the low resolution mode. So the user has to wait for a while even the low resolution mode of the image processing system is employed. This is an origin of waste of time for the user.
After the electrical signal has been fed to the pre-processing device 16, the dc-gain voltage amplifier 16a adjusts the dc-gain of the electrical signal and then feed it to the ADC 16b. Contrast adjustment by a Gamma characteristic is performed by the post-processing means 17, and then obtained the output signal which can be further processed or displayed.
In a traditional image-acquiring device of a modern image processing system, it is necessary to provide the user with the high resolution mode and the low resolution mode for various applications. Fewer cells of photo-sensing device 14 are exposed to the light source 10 in the low resolution mode than the high resolution mode. However, the charges in each cell of the photo-sensing device 14 are transmitted through the CCD shift register 15 to the pre-processing device 16 in both high resolution mode and low resolution mode. So the necessary exposing timing interval for the high resolution mode and the low resolution mode is all the same, which is the multiplication of the pixel rate and the pixel number of the photo-sensing device 14. And this is the waste of time for the user when a lower resolution mode of the image processing system is employed. In the traditional image-acquiring device of a modern image processing system, when the frequency of the output signal of the shift control signal source is increased to lower the exposing timing interval. It tends to result the residual charges generated in the previous exposing timing interval in the CCD shift register 15, which affects the charges in the cells of the photo-sensing device 14 in the next exposing timing interval. So the quality of the output image is damaged in the prior art image processing system.
SUMMARY OF THE INVENTION
To reduce the necessary exposing time of the image-acquiring device of the image processing system, the present invention proposes apparatus for converting an optical image through a lens to an electrical signal. The apparatus mention above includes the following devices. The photo-sensing device is used to expose to the light of the optical image responding to an exposing timing signal from an exposing timing signal source. Thus the optical image is converted to a plurality groups of charge.
The shift register is used to parallel receive the plurality groups of charge and serially transmit the plurality groups of charge responding to a shift control signal from a shift control signal source. The serially transmitted plurality groups of charge form the electrical signal. The control device is used to respectively generate a first reset signal and a second reset signal during a first resolution mode and a second resolution mode of the apparatus. The first number of cells of the photo-sensing device is exposed to the light of the optical image during the first resolution mode, and the second number of cells of the photo-sensing device is exposed to light of the optical image during the second resolution mode. The first number of cells of the photo-sensing device is greater than the second number of cells of the photo-sensing device. The period of the first reset signal is proportional to the first number of cells of the photo-sensing device, and the period of the second reset signal is proportional to the second number of cells of the photo-sensing device. In addition, the period of the first reset signal being greater than the second reset signal.
The reset device is used to lead the charges in the shift register to ground responding to the first reset signal and the second reset signal. The reset device coupled to the shift register is used to generate the potential-energy well at the end of each period of the first reset signal and the second reset signal. The potential-energy well accommodates and throwaway residual charges in the CCD shift register. The photo-sensing device converts the optical image to the plurality groups of charge responding to the exposing timing signal. The period of the exposing timing signal is no less than the period of the first reset signal when the image processing system is in the first resolution mode. The period of the exposing timing signal is no less than period of the second reset signal when the image processing system is in the second resolution mode.
Selection device is used to determine whether the apparatus operates in the first resolution mode or in the second resolution mode according to user's selection. The user click on a first position of surface of the selection device to generate a first selection signal, and the user click on a second position of surface of the selection device to generate a second selection signal. The apparatus is operated in the first resolution mode according to the first selection signal, the apparatus being operated in the second resolution mode according to the second selection signal.
Positioning device is used to drive the lens to a first image-capturing position responding to the first selection signal to project the optical image on the first number of cells of the photo-sensing device during the first resolution mode. The positioning device d is used to drive the lens to a first image-capturing position responding to the second selection signal to focus the optical image on the second number of cells of the photo-sensing device during the second resolution mode.
The pre-processing device is used to adjust the dc (direct current) voltage of the electrical signal from the shift register as well as convert the electrical signal from the analog format to the digital format. The post processing device is used to adjust the contrast of the digital electrical signal. The selection device mentioned above can be soft ware or user interface. The positioning device mentioned above can be driving motor, and the pre-processing device can be included in a CCD (Charged Coupled Device).
BRIEF DESCRIPTION OF THE DRAWINGS
The above features of the present invention will be more clearly understood from consideration of the following descriptions in connection with accompanying drawings in which:
FIG. 1 illustrates the schematic diagram of the image processing system in the prior art, which has high resolution mode and low resolution mode;
FIG. 2 illustrates the wave form of the exposing timing signal utilized in both high resolution mode and low resolution mode of the prior art image processing system;
FIG. 3 illustrates the wave form of the shift control signal utilized to drive the charges in the CCD shift register in both high resolution mode and low resolution mode of the prior art image processing system;
FIG. 4 illustrates the schematic diagram of the image processing system in the preferred embodiment of the present invention, which has high resolution mode and low resolution mode;
FIG. 5 illustrates the wave form of the exposing timing signal utilized in high resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention;
FIG. 6 illustrates the wave form of the exposing timing signal utilized in low resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention;
FIG. 7 illustrates the wave form of the shift control signal utilized to drive the charges in the CCD shift register in both high resolution mode and low resolution mode of the of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention;
FIG. 8 illustrates the wave form of the high resolution reset signal utilized in high resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention;
FIG. 9 illustrates the wave form of the low resolution reset signal utilized in low resolution mode of the image-acquiring device of the image processing system according to the preferred embodiment of the present invention;
FIG. 10A illustrates the schematic cross-sectional view of a preferred embodiment of the reset gate in the image-acquiring device of the image processing system according to the preferred embodiment of the present invention;
FIG. 10B illustrates the position of the charges and the potential-energy wells induced by individual electrodes of the reset gate in a normal conduction, at this time, the charges are conducted to the CCD shift register; and
FIG. 10C illustrates the position of the charges and the potential-energy wells induced by individual electrodes of the reset gate, at this time, the charges in the CCD shift register are conducted to ground.
 DESCRIPTION OF THE PREFERRED EMBODIMENT
To eliminate the extra scanning time in the low resolution operation mode, the image-acquiring device of the image processing system according to the present invention proposes apparatus for reducing minimum exposing timing interval. In the present invention, fewer cells of photo-sensing device are exposed, and the corresponding number of pulses of the shift control signal are utilized to drive the charges in the potential-energy wells within the CCD shift register in the low resolution operational mode. So the exposing timing interval of the image-acquiring device of the image processing system is reduced according to the present invention.
The image processing system according to the present invention makes use of focusing light beam from an object through a photodetector to generate an electrical signal representing the image of the object for further processing, storing and displaying. Among various applications such as image scanners, camera recorders or facsimile machines everywhere in the modern world, in spite of somewhat differences between these machines, one primary step is necessary. In other words, it is necessary for an image processing system to acquire an image signal by converting an image of the object to an electrical signal, which performed by an image-acquiring device.
Taking an image scanner as an example of the image processing system in the preferred embodiment of the present invention, the block diagram is shown in FIG. 4. It is composed of an exposing timing signal source 58, a shift control signal source 59, a light source 60, a glass surface 61, a mirror 62, a lens 63, a photo-sensing device 64, a charge coupled device (CCD) shift register 65, a reset gate 66, a counter 67, a pre-processing device 69 and a post-processing device 70. The pre-processing device 69 is implemented by electrically coupling a dc-gain voltage amplifier 69a, an analogue-to-digital converter (ADC) 69b. The waveform of the first exposing timing signal 80h or the second exposing timing signal 80l, shown in FIG. 5, of an exposing timing signal source 58 is fed to photo-sensing device 64.
In the image-acquiring device of a modern image processing system, for example, the high resolution mode and the low resolution mode are provided to the user for various applications. The user can use the software interface 71 to select the high resolution mode or the low resolution mode as the operation mode of the image processing system. For example, when the user click on the L bottom of the software interface 71, a selection signal is sent to the positioning means 73, and positioning means 73 drives the lens 63 from position Ph to position Pl. It is designed that the fewer cells of photo-sensing device 64 are exposed to the light source 60 when the lens 63 locates at the position Pl. So fewer cells of photo-sensing device 64 are exposed to the light source 60 in the low resolution mode than the high resolution mode.
When starting acquiring an image in a low resolution mode as described above. The image-acquiring device mentioned above operates in the way that photo-sensing device 64 converts the light emitted by light source 60, a text or a picture firstly reflected by the glass surface 61 and secondly reflected by the mirror 62 to a plurality groups of charges. A portion of the photo-sensing device 64 is exposed to the light refracted by the lens 63 at the position Pl.
Assume a first number of the cell of the photo-sensing device 64 are exposed to the light source 60 in the high resolution mode, and the second number of the cell of the photo-sensing device 64 are exposed to the light source 60 in the low resolution mode. As illustrated in FIG. 4, the second number of the cell of the photo-sensing device 64 exposed to the light source 60 in the low resolution mode is less then the first number of the photo-sensing device 64 in the high resolution mode. Accordingly, the present invention provide the exposing timing signal source 58 that can output the first exposing timing signal 80h (FIG. 5) or the second exposing timing signal 80i (FIG. 6) responding to the selection of the high or low resolution mode in the software interface 71. After the plurality groups of charges has been generated by the photo-sensing device 64, then is transmitted to the corresponding potential-energy wells of the CCD shift register 65 in accordance with the first exposing timing signal 80h or the second exposing timing signal 80i from the exposing timing signal source 58.
Subsequently, responding to the clock pulse 90 from the shift control signal source 59, the plurality groups of charge in the potential-energy wells of the CCD shift register 65 are driven one after another to the pre-processing device 69. Thus the plurality groups of charge form the electrical signal representing one scan line of the scanned image. In other words, one line on the scanned object (text, or picture) is converted to the electrical signal. After the electrical signal has been fed to the pre-processing device 69, the dc-gain voltage amplifier 69a adjusts the dc-gain of the electrical signal and then feed it to the ADC 69b. Contrast adjustment by a Gamma characteristic is performed by the post-processing means 70, and then obtained the output signal representing the image, which can be used to further processed or displayed.
It is noted that, the image-acquiring device of the image processing system according to the present invention can reduce scanning time in the low resolution scanning mode, and the principle is described below. As illustrated in FIG. 4, when the user utilizes the software interface 71 to select the high resolution mode. The plurality groups of charge generated during the high resolution mode exposing timing interval (i.e., the time between the first pulse 79 and the second pulse 81) by the photo-sensing device 64 are driven to the CCD shift register 65 responding to the first pulse 81 (FIG. 5). Then, each of the plurality groups of charge stored in the corresponding potential-energy wells in the CCD shift register 65 are driven to the pre-processing device 69 by each pulse (91A1, 91A2, . . . , 91An) of the clock pulse 90 (FIG. 7). Also, the clock pulse 90 is fed to the counter 67, and the high resolution reset signal 95hs has the period the same as that of the high resolution mode exposing timing interval due to the value transmitted to the counter 67 resulted from the set-up in the software interface 71. For example, assume the photo-sensing device 64 has 10600 cells, thus the number of pulse between the pulse 91A1 and 91An is 10600. So the high resolution mode exposing timing interval is not less than the multiplicity of 10600 and the pixel rate which stands for how much time does it take for the transmission of each group of charge from the CCD shift register 65 to the pre-processing device 69.
It is also noted that the duration between the first reset pulse 96hs1 and the second reset pulse 96hs2 is approximately equal to the high resolution mode exposing timing interval between the first pulse 81 and the second pulse 83 in FIG. 5. Because the second reset pulse 96hs2 of the high resolution reset signal 95hs from the counter 67 arrive at the reset gate 66. All the charges stored in the CCD shift register 65 are transmitted to ground by way of the reset gate 66 which is turned on by the second reset pulse 96hs2 of the high resolution reset signal 95hs. The next line on the scanned object (text, or picture) is subsequently driven by the second pulse 83 to the CCD shift register 65, and is converted to generate the other plurality groups of charge in the next exposing timing interval.
In the other respect, as illustrated in FIG. 4, when the user utilizes the software interface 71 to select the low resolution (operation) mode. The plurality groups of charge generated during the low resolution mode exposing timing interval (i.e., the time between the third pulse 98 and the fourth pulse 99) by the photo-sensing device 64 are driven to the CCD shift register 65 responding to the fourth pulse 98 (FIG. 6). Then, each of the plurality groups of charge stored in the corresponding potential-energy wells in the CCD shift register 65 are driven to the pre-processing device 69 by each pulse (91A1, 91A2, . . . , 91Ak) of the clock pulse 90 (FIG. 7). Also, the clock pulse 90 is fed to the counter 67, and the low resolution reset signal 105s (FIG. 9) has the period about half of that of the high resolution mode exposing timing interval due to the value transmitted to the counter 67 resulted from the set-up relating to the “L” bottom on the software interface 71.
For example, assume the photo-sensing device 64 has 10600 cells, and the low resolution mode be employed to scan the image. Thus the number of pulse between the pulse 90A1 and 90An is 5300. So the low resolution mode exposing timing interval is not less than the multiplicity of 5300 and the pixel rate which stands for how much time does it take for the transmission of each group of charge from the CCD shift register 65 to the pre-processing device 69. It is also noted that the duration between the third reset pulse 105s2 and the fourth reset pulse 105s3 is approximately equal to the low resolution mode exposing timing interval between the third pulse 98 and the third pulse 99 in FIG. 6. Because the fourth reset pulse 105s3 of the low resolution reset signal 105s from the counter 67 arrive at the reset gate 66. All the charges stored in the CCD shift register 65 are transmitted to ground by way of the reset gate 66 which is turned on by the fourth reset pulse 105s3 of the low resolution reset signal 105s.
Because the reset gate 66 in the preferred embodiment of the present invention can be implemented by many devices, such as a charge coupled device (CCD). The structure of the reset gate 66 is briefly described in FIG. 10A. In FIG. 10A, the electrode Ereset of the reset gate 66 is coupled to the counter 67 (FIG. 4). At the time when the charges are generated by the photo-sensing device 64 (FIG. 4), and has not been transmitted to the CCD shift register 65, the cross-section of the potential-energy well is illustrated as line PW1, and the charges are still in the photo-sensing device 64. Next, referring to FIG. 10B, the transfer gate and the CCD phase are applied with voltages such that the resulted potential-energy well is as line PW2, and the charges in the photo-sensing device 64 flow to the potential-energy well under the CCD phase electrode.
When the charges in the CCD shift register 65 is to be eliminated, the CCD phase and the reset gate are applied with voltages such that the charges in the potential-energy well under the CCD phase electrode are conducted to the potential-energy well under the CCD reset drain. Then the charges in the potential-energy well under the CCD reset drain are eliminated (such as conducted to ground).
Referring to FIG. 5 and FIG. 6, it is obvious that the necessary exposing time for the low resolution mode is half of that of the high resolution mode. So the image-acquiring device of the image processing system according to the preferred embodiment of the present invention can save the scanning time when operate in low resolution mode. The reset gate and the reset signal utilized to control the reset gate are the elements to reduce the necessary exposing time in low resolution mode, so the scanning time can be reduced in the preferred embodiment of the present invention. In conclusion, there can be many kinds of circuits or structure of the image-acquiring device can perform the function as the present invention. For example, if properly deigned, the counter can be spared, or there can be two lens in the image-acquiring device. The two lens are respectively employed in low resolution mode and high resolution mode. In addition, the position means can be driving motor, and the software interface can be implemented not only in a computer as a application interface, but also can be implemented in the image processing system in the preferred embodiment of the present invention.
In a low resolution mode, fewer cells of photo-sensing device are used to expose to a scan line of the scanned object, so only a number of potential-energy wells of the CCD shift register are used to store the plurality groups of charge during an exposing timing interval. And the present invention is to lead the residual charges in the potential-energy wells of the CCD shift register to ground whenever the plurality groups of charges generated by the fewer cells of the photo-sensing device had been sent to the pre-processing device. So the waste of time in a lower resolution mode is averted in the present invention.
The low resolution mode and high resolution mode in the present invention is just preferred embodiments, there can be several resolution mode can be employed in the present invention, even the user can input the desired resolution. Because the resolution mode is the feature of the present invention, it is only the operational conduction of the present invention, the different resolution modes are not detailed in this specification.
As will be understood by persons skilled in the art, the foregoing preferred embodiment of the present invention is illustrative of the present invention rather than limiting the present invention. Having described the invention in connection with a preferred embodiment, the modification will now suggest itself to those skilled in the art. While the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention.

Claims (27)

1. Apparatus An apparatus for reducing exposing time of an image processing system, said image processing system comprising a shift register coupled to a photo-sensing means, said photo-sensing means being used to convert an optical image from a lens to a plurality of groups of charge to form an electrical signal, said apparatus comprising:
control means for generating a first reset signal and a second reset signal during a first resolution mode and a second resolution mode of said image processing system respectively, a first number of cells of said photo-sensing means being exposed to said optical image during said first resolution mode, a second number of cells of said photo-sensing means being exposed to said optical image during said second resolution mode, said first number of cells of said photo-sensing means being greater than said second number of cells of said photo-sensing means, a period of said first reset signal being- proportional to said first number of cells of said photo-sensing means, a period of said second reset signal being proportional to said second number of cells of said photo-sensing mans means, said plurality of groups of charge being transmitted to said shift register, and then being output from said shift register;
positioning means for driving the lens or the photo-sensing means to a first image-capturing position during the first resolution mode to focus the optical image on the first number of cells of the photo-sensing means during the first resolution mode, the positioning means driving the lens to a second image-capturing position during the second resolution mode to focus the optical image on the second number of cells of the photo-sensing means during the second resolution mode; and
reset means for leading charges in said shift register to ground responding to said first reset signal and said second reset signal, said reset means coupled to said shift register generating potential-energy well at end of each period of said first reset signal and said second reset signal, said potential-energy well eliminating residual charges left in said shift register, said photo-sensing means converting said optical image to said plurality groups of charge responding to a exposing timing signal, period of said exposing timing signal being no less than period of said first reset signal when said image processing system being in said first resolution mode, period of said exposing timing signal being no less than period of said second reset signal when said image processing system being in said second resolution mode .
2. Apparatus as The apparatus of claim 1, wherein said image processing system is comprises an image scanner.
3. Apparatus as The apparatus of claim 1, wherein said reset means is included in a charge coupled device (CCD).
4. Apparatus An apparatus for converting an optical image through a lens to an electrical signal, said apparatus comprising:
photo-sensing means for exposing to light of said optical image to convert said optical image to a plurality of groups of charge responding to an exposing timing signal from a an exposing timing signal means;
a shift register for parallel receiving said plurality of groups of charge and serially transmitting said plurality of groups of charge responding to a shift control signal from a shift control signal source, said serially transmitted plurality of groups of charges forming said electrical signal;
control means for respectively generating a first reset signal and a second reset signal during a first resolution mode and a second resolution mode of said apparatus, a first number of cells of said photo-sensing means being exposed to light of said optical image during said first resolution mode, a second number of cells of said photo-sensing means being exposed to light of said optical image during said second resolution mode, said first number of cells of said photo-sensing means being greater than said second number of cells of said photo-sensing means, a period of said first reset signal being proportional to said first number of cells of said photo-sensing means, a period of said second reset signal being proportional to said second number of cells of said photo-sensing means, the period of said first reset signal being greater than the period of said second reset signal;
positioning means for driving the lens or the first number of cells to a first image-capturing position during the first resolution mode to focus the optical image on the first number of cells of the photo-sensing means during the first resolution mode, the positioning means for driving the lens or the second number of cells to a second image-capturing position during the second resolution mode to focus the optical image on the second number of cells of the photo-sensing means during the second resolution mode; and
reset means for leading charges in said shift register to ground responding to said first reset signal and said second reset signal, said reset means coupled to said shift register being used to generating potential-energy well at end of each period of said first reset signal and said second reset signal, said potential-energy well eliminating residual charges left in said shift register, said photo-sensing means converting said optical image to said plurality groups of charge responding to said exposing timing signal, period of said exposing timing signal being no less than period of said first reset signal when said image processing system being in said first resolution mode, period of said exposing timing signal being no less than period of said second reset signal when said image processing system being in said second resolution mode .
5. Apparatus as The apparatus of claim 4, further comprising:
selection means for determining said apparatus operating in said first resolution mode or in said second resolution mode according to a user's selection, wherein the user click on chooses a first position of a surface of said selection means to generate a first selection signal, and wherein the user click on chooses a second position of the surface of said selection means to generate a second selection signal, said apparatus being operated in said first resolution mode according to said first selection signal, said apparatus being operated in said second resolution mode according to said second selection signal; and
positioning means for driving said lend to a first image-capturing position responding to said first selection signal to focus said optical image on said first number of cells of said photo-sensing device during said first resolution mode, said positioning means driving said lend to a second image-capturing position responding to said second selection signal to focus said optical image on said second number of cells of said photo-sensing device during said second resolution mode;
pre-processing means for adjusting dc voltage of said electrical signal from said shift register as well as converting said electrical signal from analog format to digital format; and
post processing means for adjusting contrast of said electrical signal of digital format.
6. Apparatus as The apparatus of claim 5, wherein said selection means is comprises a software interface.
7. Apparatus as The apparatus of claim 5, wherein said positioning means is comprises a driving motor.
8. Apparatus as The apparatus of claim 4, wherein said reset gate is included in a charge coupled device (CCD).
9. Apparatus An apparatus for converting an optical image through a lens to an electrical signal, said apparatus comprising:
a photo-sensing meansdevice for exposing to light of said optical image to convert said optical image to a plurality of groups of charge responding to an exposing timing signal from aan exposing timing signal source;
a shift register for parallel receiving said plurality of groups of charge and serially transmitting said plurality of groups of charge responding to a shift control signal from a shift control signal source, said serially transmitted plurality of groups of charges forming said electrical signal;
control means for respectively generating a first reset signal and a second reset signal during a first resolution mode and a second resolution mode of said apparatus, a first number of cells of said photo-sensing means device being exposed to light of said optical image during said first resolution mode, a second number of cells of said photo-sensing means device being exposed to light of said optical image during said second resolution mode, said first number of cells of said photo-sensing means device being greater than said second number of cells of said photo-sensing means device, a period of said first reset signal being proportional to said first number of cells of said photo-sensing means device, a period of said second reset signal being proportional to said second number of cells of said photo-sensing means device, the period of said first reset signal being greater than the period of said second reset signal;
reset means for leading charges in said shift register to ground responding to said first reset signal and said second reset signal, said reset means coupled to said shift register being used to generating generate a potential-energy well at an end of each period of said first reset signal and said second reset signal, said potential-energy well eliminating residual charges left in said shift register, said photo-sensing means device converting said optical image to said plurality of groups of charge responding to said exposing timing signal, the period of said exposing timing signal being no less than the period of said first reset signal when said image processing system being in said first resolution mode, the period of said exposing timing signal being no less than the period of said second reset signal when said image processing system being in said second resolution mode;
selection means for determining said apparatus operating in said first resolution mode or in said second resolution mode according to a user's selection, wherein the user click on chooses a first position of a surface of said selection means to generate a first selection signal, and wherein the user click on chooses a second position of the surface of said selection means to generate a second selection signal, said apparatus being operated in said second first resolution mode according to said second first selection signal, said apparatus being operated in said second resolution mode according to said second selection signal;
positioning means for driving said lend lens to a first image-capturing position responding to said first selection signal to focus said optical image on said first number of cells of said photo-sensing device during said first resolution mode, said positioning means driving said lens to a second image-capturing position responding to said second selection signal to focus said optical image on said second number of cells of said photo-sensing device during said second resolution mode.
10. Apparatus as The apparatus of claim 9, further comprising:
pre-processing means for adjusting dc voltage of said electrical signal from said shift register as well as converting said electrical signal from analog format to digital format; and
post processing means for adjusting contrast of said electrical signal of having the digital format.
11. Apparatus as The apparatus of claim 9, wherein said selection means is comprises a software interface.
12. Apparatus as The apparatus of claim 9, wherein said positioning means is comprises a driving motor.
13. Apparatus as The apparatus of claim 9, wherein said further comprising a reset gate is included in a charge coupled device (CCD).
14. An apparatus, comprising:
control means for generating a first reset signal during a first resolution mode and a second reset signal during a second resolution mode, a first number of cells being exposed during said first resolution mode, a second number of cells being exposed during said second resolution mode, said first number of cells being greater than said second number of cells, a period of said first reset signal being proportional to said first number of cells, and a period of said second reset signal being proportional to said second number of cells;
reset means for leading charges in a shift register to ground responding to said first reset signal and said second reset signal to eliminate residual charges left in said shift register, and a period of an exposing timing signal being no less than one or more of said period of said first reset signal when in said first resolution mode and/or said period of said second reset signal when in said second resolution mode; and
positioning means for driving a lens between a first image-capturing position in said first resolution mode and a second image-capturing position in said second resolution mode.
15. The apparatus of claim 14, further comprising photo-sensing means for exposing said cells to an optical image.
16. The apparatus of claim 14, further comprising:
photo-sensing means for exposing said cells to an optical image; and
pre-processing means for receiving charges transmitted from said shift register to adjust dc voltage as well as convert from analog format to digital format.
17. An image processing system, comprising:
a light sensor to receive light processed by a light processing component;
a shift register coupled to the light sensor;
an exposing timing signal to generate exposure timing signals to control transmission of charges from the light sensor to the shift register, wherein the exposure timing signals include a first exposure timing signal corresponding to a high resolution mode and a second exposure timing signal corresponding to a low resolution mode; and
a positioning device to control a distance between the light processing component and the light sensor according to the mode such that image light is directed onto a first portion of the light sensor during the high resolution mode and a second portion of the light sensor during the low resolution mode.
18. The image processing system of claim 17, wherein a period of the first exposure timing signal is no less than a period of the first reset signal used to control a transfer of charges from the shift register to ground in the high resolution mode, and wherein a period of the second exposing timing signal is no less than a period of the second reset signal used to control a transfer of charges from the shift register to ground in the low resolution mode.
19. The image processing system of claim 17, wherein a period of a first reset signal used to control a transfer of charges from the shift register to ground is proportional to a number of cells of the first light sensor portion illuminated during the high resolution mode, and wherein a period of the second exposing timing signal is proportional to a number of cells of the first light sensor portion illuminated during the low resolution mode.
20. A method, comprising:
transmitting timing signals to control transfer of charges from a light sensor to a shift register, wherein the timing signals comprise a first exposure timing signal corresponding to a high resolution mode and a second exposing timing signal corresponding to a low resolution mode;
transmitting a control signal to control transfer of charges from the shift register to a processing device; and
changing a distance between a lens and the light sensor to focus image light on a first portion of the light sensor during the first resolution mode, and to focus image light on a second portion of the light sensor during the second resolution mode.
21. The method of claim 20, wherein a period of the first exposure timing signal is no less than a period of a first reset signal used to control a transfer of charges from the shift register to ground in the high resolution mode, and wherein a period of the second exposing timing signal is no less than a period of a second reset signal used to control a transfer of charges from the shift register to ground in the low resolution mode.
22. The method of claim 20, wherein a period of a first reset signal used to control a transfer of charges from the shift register to ground is proportional to a number of cells of the first light sensor portion illunimated during the high resolution mode, and wherein a period of the second exposing timing signal is proportional to a number of cells of the first light sensor portion illuminated during the low resolution mode.
23. The method of claim 20, further comprising adjusting the photo-sensing device via a positioning device.
24. An apparatus, comprising:
means for transmitting timing signals to control transfer of charges from a light sensor to a shift register, wherein the timing signals comprise a first exposure timing signal corresponding to a high resolution mode and a second exposure timing signal corresponding to a low resolution mode;
means for transmitting a control signal to control transfer of charges from the shift register to a processing device; and
means for changing a distance between a lens and the light sensor to focus image light on a first portion of the light sensor during the high resolution mode, and to focus image light on a second portion of the light sensor during the low resolution mode.
25. The apparatus of claim 24, wherein a period of the first exposure timing signal is no less than a period of a first reset signal used to control a transfer of charges from the shift register to ground in the high resolution mode, and wherein a period of the second exposing timing signal is no less than a period of a second reset signal used to control a transfer of charges from the shift register to ground in the low resolution mode.
26. The apparatus of claim 24, wherein a period of the first reset signal used to control a transfer of charges from the shift register to ground is proportional to a number of cells of the first light sensor portion illuminated during the high resolution mode, and wherein a period of the second exposing timing signal is proportional to a number of cells of the first light sensor portion illuminated during the low resolution mode.
27. An apparatus, comprising:
means for sensing light processed by a light processing component;
means for storing charges output by the light sensing means;
an exposing timing signal source to generate exposure timing signals to control transmission of charges from the light sensing means to the storage means, wherein the exposure timing signals include a first exposure timing signal corresponding to a high resolution mode and a second exposure timing signal corresponding to a low resolution mode; and
a positioning device to control a distance between the light processing component and the light sensor according to the mode such that image light is directed onto a first portion of the light sensor during the high resolution mode and a second portion of the light sensor during the low resolution mode.
US11/490,506 1999-11-15 2006-07-19 Apparatus for reducing exposing time of an image processing system Expired - Lifetime USRE40628E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/490,506 USRE40628E1 (en) 1999-11-15 2006-07-19 Apparatus for reducing exposing time of an image processing system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/440,472 US6765615B1 (en) 1999-11-15 1999-11-15 Apparatus for reducing exposing time of an image processing system
US11/490,506 USRE40628E1 (en) 1999-11-15 2006-07-19 Apparatus for reducing exposing time of an image processing system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/440,472 Reissue US6765615B1 (en) 1999-11-15 1999-11-15 Apparatus for reducing exposing time of an image processing system

Publications (1)

Publication Number Publication Date
USRE40628E1 true USRE40628E1 (en) 2009-01-27

Family

ID=32682445

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/440,472 Ceased US6765615B1 (en) 1999-11-15 1999-11-15 Apparatus for reducing exposing time of an image processing system
US11/490,506 Expired - Lifetime USRE40628E1 (en) 1999-11-15 2006-07-19 Apparatus for reducing exposing time of an image processing system

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/440,472 Ceased US6765615B1 (en) 1999-11-15 1999-11-15 Apparatus for reducing exposing time of an image processing system

Country Status (1)

Country Link
US (2) US6765615B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11519765B2 (en) * 2017-05-17 2022-12-06 Fujitsu Limited Control device, communication system, and control method

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001026365A1 (en) * 1999-10-02 2001-04-12 Shimadzu Corporation Imaging device and imaging element
JP4666182B2 (en) * 2005-06-21 2011-04-06 日本電気株式会社 Signal processing apparatus and method

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5440343A (en) * 1994-02-28 1995-08-08 Eastman Kodak Company Motion/still electronic image sensing apparatus
US5917620A (en) * 1995-03-07 1999-06-29 Canon Kabushiki Kaisha Image reading apparatus
US6181375B1 (en) * 1991-07-22 2001-01-30 Kabushiki Kaisha Photron Image recording apparatus capable of selecting partial image areas for video readout
US6249618B1 (en) * 1998-12-18 2001-06-19 Syscan, Inc. Circuit architecture and method for switching sensor resolution
US6441849B1 (en) * 1997-04-08 2002-08-27 Olympus Optical Co., Ltd. Image pickup system for obtaining an image signal at a proper level with high definition from an arbitrary small area selected from all image pickup areas
US6452634B1 (en) * 1996-12-26 2002-09-17 Sony Corporation Charge transfer device and method of driving the same, and solid state imaging device and method of driving the same
US20020145669A1 (en) * 1997-01-31 2002-10-10 Masafumi Umeda Solid state image sensor and video system using the same
US6570615B1 (en) * 1998-07-14 2003-05-27 Analog Devices, Inc. Pixel readout scheme for image sensors
US6580457B1 (en) * 1998-11-03 2003-06-17 Eastman Kodak Company Digital camera incorporating high frame rate mode
US6686962B1 (en) * 1998-09-28 2004-02-03 Victor Company Of Japan, Limited Imaging apparatus that reads out an electrical charge from a part of its plurality of photoelectrical conversion elements
US7123292B1 (en) * 1999-09-29 2006-10-17 Xerox Corporation Mosaicing images with an offset lens

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6181375B1 (en) * 1991-07-22 2001-01-30 Kabushiki Kaisha Photron Image recording apparatus capable of selecting partial image areas for video readout
US5440343A (en) * 1994-02-28 1995-08-08 Eastman Kodak Company Motion/still electronic image sensing apparatus
US5917620A (en) * 1995-03-07 1999-06-29 Canon Kabushiki Kaisha Image reading apparatus
US6452634B1 (en) * 1996-12-26 2002-09-17 Sony Corporation Charge transfer device and method of driving the same, and solid state imaging device and method of driving the same
US20020145669A1 (en) * 1997-01-31 2002-10-10 Masafumi Umeda Solid state image sensor and video system using the same
US6441849B1 (en) * 1997-04-08 2002-08-27 Olympus Optical Co., Ltd. Image pickup system for obtaining an image signal at a proper level with high definition from an arbitrary small area selected from all image pickup areas
US6570615B1 (en) * 1998-07-14 2003-05-27 Analog Devices, Inc. Pixel readout scheme for image sensors
US6686962B1 (en) * 1998-09-28 2004-02-03 Victor Company Of Japan, Limited Imaging apparatus that reads out an electrical charge from a part of its plurality of photoelectrical conversion elements
US6580457B1 (en) * 1998-11-03 2003-06-17 Eastman Kodak Company Digital camera incorporating high frame rate mode
US6249618B1 (en) * 1998-12-18 2001-06-19 Syscan, Inc. Circuit architecture and method for switching sensor resolution
US7123292B1 (en) * 1999-09-29 2006-10-17 Xerox Corporation Mosaicing images with an offset lens

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11519765B2 (en) * 2017-05-17 2022-12-06 Fujitsu Limited Control device, communication system, and control method

Also Published As

Publication number Publication date
US6765615B1 (en) 2004-07-20

Similar Documents

Publication Publication Date Title
KR19990039254A (en) Readout method and device therefor in video camera system
JPH06315068A (en) Raster inputting scanner having short and long integral periods
US4811037A (en) Image processing apparatus
JPH04363967A (en) Original reader
USRE40628E1 (en) Apparatus for reducing exposing time of an image processing system
TW453101B (en) Adaptive timing control of light integration process in one-dimensional CMOS image sensors
JP3259975B2 (en) Image reading device
US5748340A (en) Image reading apparatus capable of rapid transition from a standby mode to a stable operational mode
US20060187502A1 (en) Method and apparatus for increasing signal to noise ratio
US20040036089A1 (en) Multi-resolution charge-coupled device sensing device
US5687009A (en) Device and method for maintaining image scanner data output rate without regard to scanline length while maintaining a constant integration time
JPH05244354A (en) Picture reader
KR100248226B1 (en) Method and apparatus of brightness control for image scanner
JP3944200B2 (en) Linear image sensor and image reading apparatus
JPH0380668A (en) High quality of image scanner
JPS6278973A (en) Image reader
JP2001148762A (en) Device and method for reading image, and storage medium
JPH05326919A (en) Image reading apparatus
JPH03241968A (en) Picture reader
JPH02121471A (en) Picture reader
JPH05207232A (en) Picture reader
US20030035152A1 (en) Scanning method with two exposure steps
JP2877675B2 (en) Solid-state imaging device
TW475324B (en) Device for reducing the exposure time in image processing system
JP3207544B2 (en) Image reading device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TRANSPACIFIC IP, LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VEUTRON CORPORATION;REEL/FRAME:018119/0748

Effective date: 20050706

Owner name: VEUTRON CORPORATION, TAIWAN

Free format text: CHANGE OF NAME;ASSIGNOR:UMAX DATA SYSTEMS, INC.;REEL/FRAME:018119/0564

Effective date: 20021029

Owner name: UMAX DATA SYSTEMS, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, SHIH-HUANG;SHIH-ZHENG, KUO;REEL/FRAME:018117/0233

Effective date: 19991004

AS Assignment

Owner name: TRANSPACIFIC SYSTEMS, LLC,DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSPACIFIC IP LTD.;REEL/FRAME:023107/0267

Effective date: 20090618

Owner name: TRANSPACIFIC SYSTEMS, LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSPACIFIC IP LTD.;REEL/FRAME:023107/0267

Effective date: 20090618

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: TITUSVILLE CANAVERAL LLC, DELAWARE

Free format text: MERGER;ASSIGNOR:TRANSPACIFIC SYSTEMS, LLC;REEL/FRAME:030628/0681

Effective date: 20130213

AS Assignment

Owner name: INTELLECTUAL VENTURES I LLC, DELAWARE

Free format text: MERGER;ASSIGNOR:TITUSVILLE CANAVERAL LLC;REEL/FRAME:030639/0330

Effective date: 20130214

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: HANGER SOLUTIONS, LLC, GEORGIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTELLECTUAL VENTURES ASSETS 161 LLC;REEL/FRAME:052159/0509

Effective date: 20191206

AS Assignment

Owner name: INTELLECTUAL VENTURES ASSETS 161 LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTELLECTUAL VENTURES I LLC;REEL/FRAME:051945/0001

Effective date: 20191126