USRE36522E - Method and apparatus for dynamically interfacing with a plurality of peripheral ports - Google Patents

Method and apparatus for dynamically interfacing with a plurality of peripheral ports Download PDF

Info

Publication number
USRE36522E
USRE36522E US09177447 US17744798A USRE36522E US RE36522 E USRE36522 E US RE36522E US 09177447 US09177447 US 09177447 US 17744798 A US17744798 A US 17744798A US RE36522 E USRE36522 E US RE36522E
Authority
US
Grant status
Grant
Patent type
Prior art keywords
processor
memory
application
status
card
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09177447
Inventor
Steven J. Wallace
LaVaughn F. Watts, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Abstract

A method of dynamically interfacing an application processor with a plurality of peripheral ports is shown, including the use of an expanded memory interface for controlling a plurality of memory components for an application processor external to the interface. The application processor is connected to the expanded memory interface, which is in turn coupled to at least one status port to facilitate communication between the application processor and the status port.

Description

This a continuation of application Ser. No. 08/196,046 filed Feb. 14, 1994, now abandoned, which is a continuation of Ser. No. 07/424,853, filed Oct. 20, 1989, now U.S. Pat. No. 5,317,707.

FIELD OF THE INVENTION

The present invention relates generally to microprocessors and microcomputers, and specifically to an expanded memory interface for application microprocessors and microcomputers.

BACKGROUND OF THE INVENTION

The terms microprocessor and microcomputer often are used interchangeably even though a microprocessor technically does not have any memory on the same chip with the processor. A microcomputer, on the other hand, includes a processor and at least some memory on the same chip. Since the present invention can be utilized with both microprocessors and microcomputers the terms will be used interchangeably herein. It is to be understood, however that use of one term includes the other unless the context indicates otherwise.

Microprocessors running application program, such as DOS based programs, have the ability to directly address only a limited amount of conventional memory. In the case of DOS based application processors that limit is 1 megabyte (MB) of memory. This limit of memory can be expanded by using an Expanded Memory System (EMS). Such an EMS is disclosed in the "AST-Enhanced Expanded Memory Specification (EEMS) Technical Reference Manual", 000408-001 A. September, 1986. A similar EMS is disclosed in "The MS-DOS Encyclopedia", Microsoft Press, Redmond, Wash., 1988. Duncan, Ray General Editor.

In general an EMS is provided by mapping 16 KB pages of expanded memory into a 64 KB area called the page frame, above the 640 KB memory boundary within the conventional memory. The DOS kernel does not take part in expanded memory manipulations and does not use expanded memory for its own purposes. The manipulation and management of the expanded memory is performed by an EMS controller. Typically, however, EMS memory is usually conceived as a fixed mass of RAM permanently attached to the DOS processor and controlled by a discrete realization of the EMS controller.

Extended memory (EXT) is that memory storage at addresses above 1 MB that can be accessed directly by a microprocessor running in protected mode. Protected mode operating systems, such as XENIX and OS/2, can use extended memory for execution of programs. DOS based application programs, on the other hand, run in real mode, and ordinarily cannot execute from extended memory or even address that memory for storage of data. Some microprocessors can theoretically have as much as 15 MB of extended memory installed in addition to the usual 1 MB of conventional memory address space.

Microprocessors can support three different types of memory. Conventional memory is the term used for the 1 MB of linear address space that can be accessed by the microprocessor running in real mode. Expanded memory (EXP) can be made available by mapping 16 KB pages into a 64 KB space within the 1 MB of conventional memory. Extended memory (EXT) relates to that memory above 1 MB that can be directly accessed by a microprocessor running in protected mode. The memory media can, of course, include a wide variety of structures, such as ROM, RAM, floppy disks, hard disks and others.

SUMMARY OF THE INVENTION

It is one object of the present invention to provide an expanded memory interface which can be used with a variety of microprocessors in a variety of applications.

It is another object of the present invention to provide an expanded memory interface that can be used in applications requiring small size, low power and removable media such as a laptop computer.

It is another object of the present invention to provide a memory interface which can be used to support conventional, expanded and extended memory in a variety of media.

It is another object of the present invention to provide an expanded memory interface which can support both fixed and removable memory media.

It is another object of the present invention to provide a expanded memory interface in which the various memory media are treated as fIoppy disks by the application processor.

Another object of the present invention is to provide an expanded memory interface which allows the application processor to be controlled by an exit processor for power conservation.

It is another object of the present invention to provide an expanded memory interface in which an application processor is connected to an external processor via status ports.

It is another object of the present invention to provide an expanded memory interface by which the application processor is controlled by an external processor via an interrupt of the application processor.

It is another object of the present invention to provide a generalized communication interface between an application processor and an external processor to allow direct communication between the processors.

The expanded memory interface of the present invention includes an expanded memory controller capable of addressing up to 32 MB of RAM. The EMS address is contained in four registers each of which has twelve bits. Eleven of the bits are the high order address bits for the EMS address which together with the first 14 bits of the conventional memory provide the 25 bits required to address 32 MB of memory. The 12th bit in each register is an enable bit.

The 32 MB of EMS memory are divided into two 16 MB blocks. The first 16 MB block is provided to be occupied by expanded memory which increases the usable memory space of the processor. The first 16 MB block is provided to be occupied by eight defined "Card Slots" which may be either ROM or RAM in a variety of media suitable to the particular situation. Each "Card Slot" is coupled to a status port which contains a plurality of status change bits used to indicate the status of the "Card Slot" to the application microprocessor via the expanded memory controller. The card slots are monitored by another processor to provide status information to the application processor. The expanded memory interface and the status ports are transparent to the application processor.

Other objects and advantages may become apparent to those skilled in the art upon a reading of the following disclosure with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a partially schematic and partially block diagram of a microcomputer using the expanded memory interface according to the present invention;

FIG. 2 is a block diagram of an expanded memory controller of the present invention used in the microcomputer of FIG. 1; and

FIG. 3 is a block diagram of the status ports of the present invention used in the microcomputer of FIG. 1.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention will be discussed herein in connection with the microcomputer shown in FIG. 1. It is to be understood however, that the present invention can be used in a variety of devices, including without limitation, application specific microprocessors, printers and other products using microprocessors needing extended or expanded memory.

Referring now to the microcomputer 10 shown in FIG. 1, an application processor 12, such as the 80286 processor shown, has a real time clock and NVRAM 13, programmable read only memory 14, dynamic random access memory 15, memory control and address buffers 16, data buffers 17, clock control 18 and parallel and serial ports 19 connected in a typical and known fashion. It is to be noted that while a DOS based microprocessor 80286 is shown, the present invention can be utilized with any application processor.

The main PC Board 22 of the microcomputer 10 contains the external microprocessor 38, the expanded memory interface 31 and a variety of peripherals as shown. Static RAM 23 is coupled with the address bus 20 for communication with the application processor 12. Character sets are stored in ROM 24 and coupled to the LCD 26 (off board) via CGA display control 25 for outputting information to the display 26.

The embodiment shown also has a poppy disk interface 27 connected for data communication between data bus 21, address bus 20 and floppy disk 28. A hard disk interface 29 is provided for data communication with a hard disk drive 30.

The expanded memory interface including the status ports are shown in greater detail in FIGS. 2 and 3 respectively. The expanded memory interface is resident in the expanded memory specification application specific integrated circuit EMSASIC 31, and will be discussed in further detail hereinafter. Coupled to the EMSASIC 31 are ROM 32, RAM 37, card slots 33, programmable static RAM 34 and external processor 38 which controls the expanded extended memory operations. The term "card slot" is used herein in the broad sense of any type of memory. Accordingly, RAM 32 and ROM 37 can be considered card slots.

Connected to the external microprocessor 38 is modem 39, which is also connected directly to data bus 21 and address bus 20 for communicating directly with the application microprocessor 12. Keyboard control 40 is connected to external microprocessor 38 for controlling user access to the microcomputer 10 via keyboard 41. RS232 interface 42 is also provided for connecting the parallel and serial ports 19 to an asynchronous port (not shown).

As previously stated, EMSASIC 31 contains the EMS controller 50 of FIG. 2. The EMS controller includes a 4×12 bit page register 51 for mapping the expanded memory into four 16 KB pages of the conventional memory of the application processor 12. The page register 51 receives data signals from the data bus 21 of the application processor 12 and outputs an EMS address in accordance with the output of I/O decoder 52. I/O decoder 52 receives address signals from the address bus 20 of the application processor 12 as well as an I/O read/write signal.

The address from the application processor address bus 20 is also received by the window decode register 53 together with a memory read/write signal to select one of the 4×12 bit registers in page register 51 via select register 54. A slot decode 56 is provided to enable the selected card slots 33. Register readback MUX 55 is also provided for multiplexing between slot decoder 56 and application processor data bus 21.

FIG. 3 shows the status ports 60 resident in the EVMASIC 31 which link the application processor 12 and the external processor 38. The status ports 60 include a plurality of registers which can be defined to provide a generalized communication interface between the application processor 12 and the external processor 38. The particular ports shown in FIG. 3 will now be discussed, it being understood that the configuration and function of the various ports can be changed or enhanced to meet the needs of a particular application without departing from the spirit and scope of the present invention.

The status port configuration shown allows the external processor 38 to monitor the card slots 33 and alert the application processor 12 to any change in status at the card slot. This is accomplished by the external processor 38 setting a bit in the NMI status port 61 and then toggling the non-maskable interrupt of the application processor. The application processor 12 then checks the N status port 61 to determine what general status change has occurred and accesses individual status pots 67,73 to locate the specific change in status that has occurred. After taking appropriate response steps to the change in status, the application processor 12 clears the NMI status port 61 which signals the external processor 38 that the status change has been recognized and serviced by the application processor 12.

The NMI status port 61 shown has 6 bits defined as follows:

______________________________________Bit Number   Name          Definition______________________________________0       POWER LOW     When set, signals the application                 processor that the application                 click speed should be reduced.1       CRADLE CHANGE When set, signals the application                 processor that the peripheral                 cradle has either been connected                 or disconnected2       CARD CHANGE   When set, signals the application                 processor that a memory card has                 either been inserted or removed3       BATTERY STATUS                 When set, signals the application   CHANGE        processor that the battery of one                 of the removable battery cards                 has gone low4       COPROCESSOR   When set, signals the application   DISABLE       processor to disable the                 coprocessor5       DISPLAY READY When set, signals the application                 processor that the LCD display is                 ready to accept data______________________________________

A second status pot contained in the interface 60 is the jumper port 66 which provides configuration information to the application processor 12. Jumper port 66 is an 8 bit register that can be set manually via jumper switches. In the embodiment shown, the bits in the jumper port 66 are defined as follows:

______________________________________Bits 0-3   Define the I/O port address of the EMS address      registersBit 4      Cradle Status Bit- When low, the cradle is      attached: When high, it is disconnectedBits 5-7   Define the type of LCD being used______________________________________

The present embodiment can utilize battery powered removable memory cards to be stored in some of the card slots 33. Expanded memory interface 66 also has a card battery status port 67 comprising the battery status read buffer 68 and the battery status latch 69. The card battery status port 67 is defined to contain the status of the battery of each card slot 33. The card battery status port 67 has eight bits. One bit is utilized for each card slot. When the bit is high, the battery for the memory card in that slot is good. When the bit is low, the battery in the memory card in that slot is bad.

The engine status port 70 is an 8 bit write only port with its bits defined as follows:

______________________________________Bit 0  STC         Written by BIOS to indicate the power              on self test (POST) is complete bit              is low during POST and high when              completeBit 1  VID DISABLE Written during POST indicating that              video adapter should be disabledBits 4-7  EMS BASE    Written by the BIOS during POST to in-  ADDRESS     dictate the starting adress of the EMS              window______________________________________

The eight card status ports 73 each correspond to one of the card slots. Each is an eight bit register having the following bit definitions:

______________________________________Bits 0-1   Indicates whether the memory card battery for      that slot is good, low or not presentBit 2      When high, indicates the presence of a card in      the slotBit 3      When high, indicates that the card cannot be      writtenBit 7      When high, indicates that the current NMI      interupts resulted from a status change in this      card______________________________________

In operation, the EMS controller 50 of FIG. 1 functions as follows. During power up, the BIOS of the application processor 12 locates an unused 64 KB "hole" in the 1 MB conventional memory of the application processor 12. The starting address of this "hole" becomes the "base address" of the EMS window and this address is written to the engine status port 70 at bits 4-7 of that port. The EMS window is divided into four 16 KB pages. Each page is physically represented by one of the 4×12 registers 51 which contain th effective EMS memory address. An EMS software driver continuously updates the page address registers 51 so that the application processor 12 "sees" the effect of a large continuous memory space.

The external microprocessor 38 monitors the various memory components and signals the application processor 12 when changes occur via the status ports 61, 67, 73 by writing bit changes to the register in the status ports. The application processor 12 is notified of any changes in status via the port 61. If, for example, a removable memory card (not shown) is inserted into card slot 4 (not shown), bit 2 of the status port associated with card slot 4 will be set high by external microprocessor 38 and the NMI port 61 would be set to signal the application processor 12 of a change in status. The application processor 12 is directed to card slot 4 by reading bit 7 of card slot 4 which indicates that a change in status of card slot 4 is the reason the current NMI interruption was sent.

While the present invention bas been described in connection with its use in a microcomputer using a DOS based application processor, it is to be understood that the present invention can be utilized with a variety of application processors in many different situations requiring expanded and/or extended memory. It will be apparent to those skilled in the art that various changes and enhancements of the disclosed embodiment can be made to accommodate particular situations in a given application without departing from the spirit and scope of the present invention.

Claims (20)

We claim:
1. A method of interfacing an application processor with a plurality of peripheral ports, comprising the steps of:
monitoring the plurality of peripheral ports with an external processor;
communicating a status change in at least one of the plurality of peripheral ports to the application processor;
evaluating the status change with the application processor;
executing a response with the application processor in response to the status change; and
communicating the status change evaluation and execution from the application processor to the external processor.
2. The method of claim 1, wherein the step of communicating a status change further comprises the step of writing a bit change to a register in the at least one of the plurality of peripheral ports.
3. The method of claim 1, wherein the step of evaluating the status change with the application processor further comprises the step of reading a plurality of bits in the at least one of the plurality of peripheral ports.
4. A method of interfacing an application processor with a plurality of peripheral ports, comprising the steps of:
monitoring the status of a plurality of peripheral ports with a processing element other than said application processor;
communicating that status change has occurred in at least one of the plurality of peripheral ports;
said application processor responding to the status change; and
updating an indicator of the changed status of said at least one of the peripheral ports in said processing element.
5. The method of claim 4, wherein said processing element is a processor other than said application processor.
6. The method of claim 4, wherein the step of communicating a status change further comprises the step of writing a bit change to a register in at least one of said plurality of peripheral ports.
7. A method of interfacing an application processor with a plurality of peripheral ports, comprising the steps of:
monitoring the status of a plurality of peripheral ports with a processing element other than said application processor;
communicating to said application processor that a status change has occurred in at least one of the plurality of peripheral ports; and
said application processor responding to the status change.
8. The method of claim 7, wherein the step of communicating a status change further comprises the step of writing a bit change to a register in at least one of said plurality of peripheral ports.
9. The method of claim 7, wherein said processing element is a processor other than said application processor.
10. The method of claim .[.7.]. .Iadd.20.Iaddend., wherein said status of at least one of said card slots changes when a card is inserted into at least one of said card slots.
11. The method of claim .[.7.]. .Iadd.20.Iaddend., wherein said status of at least one of said card slots chances when a card is removed from at least one of said card slots.
12. The method of claim .[.7.]. .Iadd.20.Iaddend., wherein said status of at least one of said card slots changes when a card is inserted into at least one of said card slots and again changes when a card is removed from at least one of said card slots.
13. The method of claim .[.7.]. .Iadd.20.Iaddend., wherein said application processor's response to the change in the status of at least one of said card slots is dynamic.
14. A method of interfacing an application processor with a plurality of card slots in a computing device, comprising the steps of:
monitoring said card slots in a computing device with a processing element other than said application processor;
communicating to said application processor that a change in the status of at least one of said card slots has occurred; and
said application processor responding to the change in the status of at least one of said card slots.
15. The method of claim 14, wherein said processing element is a processor other than said application processor.
16. The method of claim 14, wherein said status of at least one of said card slots changes when a card is inserted into at least one of said card slots.
17. The method of claim 14, wherein said status of at least one of said card slots changes when a card is removed from at least one of said card slots.
18. The method of claim 14, wherein said status of at least one of said card slots changes when a card is inserted into at least one of said card slots and again changes when a card is removed from at least one of said card slots.
19. The method of claim 14, wherein said application processor's response to the change in the status of at least one of said card slots is dynamic. .Iadd.
20. The method of claim 7, wherein at least some of said peripheral ports are card slots. .Iaddend.
US09177447 1989-10-20 1998-09-30 Method and apparatus for dynamically interfacing with a plurality of peripheral ports Expired - Lifetime USRE36522E (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US07424853 US5317707A (en) 1989-10-20 1989-10-20 Expanded memory interface for supporting expanded, conventional or extended memory for communication between an application processor and an external processor
US19604694 true 1994-02-14 1994-02-14
US08494863 US5745788A (en) 1989-10-20 1995-06-26 Method and apparatus for dynamically interfacing with a plurality of periheral ports
US09177447 USRE36522E (en) 1989-10-20 1998-09-30 Method and apparatus for dynamically interfacing with a plurality of peripheral ports

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09177447 USRE36522E (en) 1989-10-20 1998-09-30 Method and apparatus for dynamically interfacing with a plurality of peripheral ports

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US19604694 Continuation 1994-02-14 1994-02-14
US08494863 Reissue US5745788A (en) 1989-10-20 1995-06-26 Method and apparatus for dynamically interfacing with a plurality of periheral ports

Publications (1)

Publication Number Publication Date
USRE36522E true USRE36522E (en) 2000-01-18

Family

ID=23684148

Family Applications (3)

Application Number Title Priority Date Filing Date
US07424853 Expired - Lifetime US5317707A (en) 1989-10-20 1989-10-20 Expanded memory interface for supporting expanded, conventional or extended memory for communication between an application processor and an external processor
US08494863 Expired - Lifetime US5745788A (en) 1989-10-20 1995-06-26 Method and apparatus for dynamically interfacing with a plurality of periheral ports
US09177447 Expired - Lifetime USRE36522E (en) 1989-10-20 1998-09-30 Method and apparatus for dynamically interfacing with a plurality of peripheral ports

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US07424853 Expired - Lifetime US5317707A (en) 1989-10-20 1989-10-20 Expanded memory interface for supporting expanded, conventional or extended memory for communication between an application processor and an external processor
US08494863 Expired - Lifetime US5745788A (en) 1989-10-20 1995-06-26 Method and apparatus for dynamically interfacing with a plurality of periheral ports

Country Status (1)

Country Link
US (3) US5317707A (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5317707A (en) * 1989-10-20 1994-05-31 Texas Instruments Incorporated Expanded memory interface for supporting expanded, conventional or extended memory for communication between an application processor and an external processor
US5764693A (en) * 1994-11-14 1998-06-09 Research In Motion Limited Wireless radio modem with minimal inter-device RF interference
US5619531A (en) * 1994-11-14 1997-04-08 Research In Motion Limited Wireless radio modem with minimal interdevice RF interference
US6219720B1 (en) 1998-08-10 2001-04-17 Micron Technology, Inc. Core logic unit with internal register for peripheral status
JP4490585B2 (en) * 1998-08-10 2010-06-30 マイクロン テクノロジー, インク. Processor or core logic unit has an internal register of the peripheral status
US6189049B1 (en) 1998-08-10 2001-02-13 Micron Technology Method for operating processor with internal register for peripheral status
US6233627B1 (en) 1998-08-10 2001-05-15 Micron Technology, Inc. Processor with internal register for peripheral status
US6374320B1 (en) 1998-08-10 2002-04-16 Micron Technology, Inc Method for operating core logic unit with internal register for peripheral status
US20030167347A1 (en) * 2002-02-11 2003-09-04 Combs James Lee Home network printer adapter
US8171312B2 (en) * 2006-07-05 2012-05-01 Canon Kabushiki Kaisha Recording apparatus and method for controlling the recording apparatus
US7624211B2 (en) * 2007-06-27 2009-11-24 Micron Technology, Inc. Method for bus width negotiation of data storage devices

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4080651A (en) * 1977-02-17 1978-03-21 Xerox Corporation Memory control processor
US4310879A (en) * 1979-03-08 1982-01-12 Pandeya Arun K Parallel processor having central processor memory extension
US4340932A (en) * 1978-05-17 1982-07-20 Harris Corporation Dual mapping memory expansion unit
US4472771A (en) * 1979-11-14 1984-09-18 Compagnie Internationale Pour L'informatique Cii Honeywell Bull (Societe Anonyme) Device wherein a central sub-system of a data processing system is divided into several independent sub-units
US4593375A (en) * 1983-05-16 1986-06-03 Data General Corporation Read-write processor with internal diagnostic data path
US4639862A (en) * 1983-03-14 1987-01-27 Hitachi, Ltd. Computer system
US4750136A (en) * 1986-01-10 1988-06-07 American Telephone And Telegraph, At&T Information Systems Inc. Communication system having automatic circuit board initialization capability
US4787030A (en) * 1984-10-26 1988-11-22 International Business Machines Corporation Data processing apparatus with fixed address space
US4896289A (en) * 1987-07-29 1990-01-23 Xitron, Inc. Expansion interface board system for connecting several personal computers to an electronic typesetter connected to a host personal computer
US4931923A (en) * 1987-03-13 1990-06-05 Apple Computer, Inc. Computer system for automatically reconfigurating memory space to avoid overlaps of memory reserved for expansion slots
US4943966A (en) * 1988-04-08 1990-07-24 Wang Laboratories, Inc. Memory diagnostic apparatus and method
US4947321A (en) * 1988-04-04 1990-08-07 Stanford Technologies, Inc. MICR rejects analysis and management information system
US4949298A (en) * 1986-11-19 1990-08-14 Nintendo Company Limited Memory cartridge having a multi-memory controller with memory bank switching capabilities and data processing apparatus
US4999787A (en) * 1988-07-15 1991-03-12 Bull Hn Information Systems Inc. Hot extraction and insertion of logic boards in an on-line communication system
US5003506A (en) * 1987-06-02 1991-03-26 Anritsu Corporation Memory capacity detection apparatus and electronic applied measuring device employing the same
US5210855A (en) * 1989-06-09 1993-05-11 International Business Machines Corporation System for computer peripheral bus for allowing hot extraction on insertion without disrupting adjacent devices
US5280599A (en) * 1989-01-09 1994-01-18 Kabushiki Kaisha Toshiba Computer system with memory expansion function and expansion memory setting method
US5317707A (en) * 1989-10-20 1994-05-31 Texas Instruments Incorporated Expanded memory interface for supporting expanded, conventional or extended memory for communication between an application processor and an external processor

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4080651A (en) * 1977-02-17 1978-03-21 Xerox Corporation Memory control processor
US4340932A (en) * 1978-05-17 1982-07-20 Harris Corporation Dual mapping memory expansion unit
US4310879A (en) * 1979-03-08 1982-01-12 Pandeya Arun K Parallel processor having central processor memory extension
US4472771A (en) * 1979-11-14 1984-09-18 Compagnie Internationale Pour L'informatique Cii Honeywell Bull (Societe Anonyme) Device wherein a central sub-system of a data processing system is divided into several independent sub-units
US4639862A (en) * 1983-03-14 1987-01-27 Hitachi, Ltd. Computer system
US4593375A (en) * 1983-05-16 1986-06-03 Data General Corporation Read-write processor with internal diagnostic data path
US4787030A (en) * 1984-10-26 1988-11-22 International Business Machines Corporation Data processing apparatus with fixed address space
US4750136A (en) * 1986-01-10 1988-06-07 American Telephone And Telegraph, At&T Information Systems Inc. Communication system having automatic circuit board initialization capability
US4949298A (en) * 1986-11-19 1990-08-14 Nintendo Company Limited Memory cartridge having a multi-memory controller with memory bank switching capabilities and data processing apparatus
US4931923A (en) * 1987-03-13 1990-06-05 Apple Computer, Inc. Computer system for automatically reconfigurating memory space to avoid overlaps of memory reserved for expansion slots
US5003506A (en) * 1987-06-02 1991-03-26 Anritsu Corporation Memory capacity detection apparatus and electronic applied measuring device employing the same
US4896289A (en) * 1987-07-29 1990-01-23 Xitron, Inc. Expansion interface board system for connecting several personal computers to an electronic typesetter connected to a host personal computer
US4947321A (en) * 1988-04-04 1990-08-07 Stanford Technologies, Inc. MICR rejects analysis and management information system
US4943966A (en) * 1988-04-08 1990-07-24 Wang Laboratories, Inc. Memory diagnostic apparatus and method
US4999787A (en) * 1988-07-15 1991-03-12 Bull Hn Information Systems Inc. Hot extraction and insertion of logic boards in an on-line communication system
US5280599A (en) * 1989-01-09 1994-01-18 Kabushiki Kaisha Toshiba Computer system with memory expansion function and expansion memory setting method
US5210855A (en) * 1989-06-09 1993-05-11 International Business Machines Corporation System for computer peripheral bus for allowing hot extraction on insertion without disrupting adjacent devices
US5317707A (en) * 1989-10-20 1994-05-31 Texas Instruments Incorporated Expanded memory interface for supporting expanded, conventional or extended memory for communication between an application processor and an external processor

Also Published As

Publication number Publication date Type
US5745788A (en) 1998-04-28 grant
US5317707A (en) 1994-05-31 grant

Similar Documents

Publication Publication Date Title
US5390321A (en) General purpose parallel port interface
US5796984A (en) Operating system independent apparatus and method for eliminating peripheral device functions
US6199134B1 (en) Computer system with bridge logic that asserts a system management interrupt signal when an address is made to a trapped address and which also completes the cycle to the target address
US6272582B1 (en) PCI-PCI bridge allowing controlling of a plurality of PCI agents including a VGA device
US7185135B1 (en) USB to PCI bridge
US6393493B1 (en) System and method for optimizing serial USB device reads using virtual FIFO techniques
US5163146A (en) System responsive to interrupt levels for changing and restoring clock speed by changing and restoring a register value
US5444853A (en) System and method for transferring data between a plurality of virtual FIFO's and a peripheral via a hardware FIFO and selectively updating control information associated with the virtual FIFO's
US5706514A (en) Distributed execution of mode mismatched commands in multiprocessor computer systems
US5446869A (en) Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card
US5079737A (en) Memory management unit for the MIL-STD 1750 bus
US5299315A (en) Personal computer with programmable threshold FIFO registers for data transfer
US5420985A (en) Bus arbiter system and method utilizing hardware and software which is capable of operation in distributed mode or central mode
US5371861A (en) Personal computer with small computer system interface (SCSI) data flow storage controller capable of storing and processing multiple command descriptions ("threads")
US5045998A (en) Method and apparatus for selectively posting write cycles using the 82385 cache controller
US4942519A (en) Coprocessor having a slave processor capable of checking address mapping
US5596759A (en) Method for initializing a multiple processor computer system using a common ROM
US5125093A (en) Interrupt control for multiprocessor computer system
US5905888A (en) Bootable redundant hard disk attached to a PC's parallel port with rom-address auto-detect and configure during BIOS scan
US5619706A (en) Method and apparatus for switching between interrupt delivery mechanisms within a multi-processor system
US4747040A (en) Dual operating system computer
US6505263B1 (en) Bus controller operating code in system memory
US5802269A (en) Method and apparatus for power management of distributed direct memory access (DDMA) devices
US6145030A (en) System for managing input/output address accesses at a bridge/memory controller
US4888680A (en) Peripheral device interface and controller

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12