USRE36442E - Adapter which emulates ball grid array packages - Google Patents

Adapter which emulates ball grid array packages Download PDF

Info

Publication number
USRE36442E
USRE36442E US08/857,889 US85788997A USRE36442E US RE36442 E USRE36442 E US RE36442E US 85788997 A US85788997 A US 85788997A US RE36442 E USRE36442 E US RE36442E
Authority
US
United States
Prior art keywords
conductive
holes
substrate
pins
adapter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/857,889
Inventor
Gabor Kardos
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Emulation Tech Inc
Original Assignee
Emulation Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/187,578 external-priority patent/US5418471A/en
Application filed by Emulation Tech Inc filed Critical Emulation Tech Inc
Priority to US08/857,889 priority Critical patent/USRE36442E/en
Application granted granted Critical
Publication of USRE36442E publication Critical patent/USRE36442E/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07314Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support
    • G01R1/07328Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support for testing printed circuit boards
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • G01R1/0408Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G01R1/0416Connectors, terminals

Definitions

  • This invention relates to adapters which emulate a particular surface mounted package for testing purposes.
  • test adapters which either connect to leads of a particular type of surface mounted package mounted on a printed circuit board or connect directly to terminals on a printed circuit board, where the terminals on the board are configured for accepting a particular type of surface mounted package.
  • the adapter is, in turn, connected to a tester for testing the printed circuit board or the package itself.
  • the adapter thus, must contain electrical contacts which correspond to the terminal configuration of a particular type of surface mounted package intended for use with the printed circuit board being tested.
  • Various types of adapters for connection between a printed circuit board and a tester are described in U.S. Pat. Nos. 4,862,076 and 4,564,251 and in U.S. patent application Ser. No. 08/079,721, entitled "Test Adapter for Packaged Integrated Circuits", assigned to the present assignee and incorporated herein by reference.
  • FIG. 1 A very area-efficient type of surface mounted package which is increasing in popularity is a ball grid array package illustrated in FIG. 1.
  • a packaged integrated circuit 10 contains a silicon die having its pads electrically connected to respective ones of conductive solder balls 12 distributed on the bottom surface of the package 10 in an array.
  • a printed circuit board 14 has formed on its surface a corresponding array of conductive pads 16 which align with the array of conductive solder balls 12.
  • Conductive traces (not shown) on printed circuit board 14 lead from each of the pads 16 to other circuitry on the board 14.
  • the package 10 is positioned on top of board 14 and the resulting structure is heated until the solder balls 12 melt and fuse to the connect pads 16.
  • the ball grid array type packages provide a high density of terminals at a very low cost. Also, by not having any pins extending from the package, there is no risk of bending any leads and destroying the product.
  • the inventor is not aware of any adapters which emulate ball grid array type packages.
  • the design of a ball grid array type adapter presents numerous problems.
  • One problem is that the contact pads 16 and conductive balls 12 may be separated by a millimeter or less, which makes it extremely difficult to reliably provide individual connectors on an adapter for connecting to each of contact pads 16 without taking up any more area than the area of the intended package 10.
  • the adapter since the adapter must be soldered onto the contact pads 16 of the board 14, the heating process must not adversely affect the adapter.
  • the adapter must be made inexpensively, since the user may choose to discard the board 14 after testing instead of spending time removing the adapter from the board 14.
  • the adapter includes a dielectric substrate having an array of holes formed therein.
  • a layer of conductive material is deposited on a bottom surface of the substrate and onto the inner walls of the holes.
  • the bottom surface of the substrate is then selectively etched to form separate conductive traces extending from each of the holes and terminating in a pad proximate to each hole.
  • a conductive pin is inserted into each of the holes. These pins are then soldered to the conducting walls of their respective holes so that each pin is now electrically connected, via a conductive trace, to a respective pad on the bottom surface of the substrate.
  • a thin dielectric layer is formed on the bottom surface of the substrate and selectively etched to only reveal the pads.
  • Each pin extending from the top surface of the substrate is now in electrical contact with a respective solder ball on the bottom surface of the substrate via the conductive traces.
  • the adapter is then mounted to an array of contact pads on a printed circuit board by fusing the solder balls to corresponding contact pads on the board.
  • the thin dielectric layer not only insulates portions of the bottom surface of the adapter from the board but prevents the pins (soldered in place) from extending through the bottom surface of the substrate when heating the adapter during the solder ball fusing step.
  • the pins on the adapter may now receive a suitable connector which makes electrical contact with the pins, where the connector is connected to a tester or other device.
  • the pins extending from the top surface of the substrate are female type connectors which receive a male type connector connected to a tester.
  • FIG. 1 illustrates a prior art ball grid array type package and a corresponding contact pad structure on a printed circuit board.
  • FIG. 2 is a perspective view illustrating the construction of the inventive adapter and a removable connector for engaging the pins of the adapter.
  • FIG. 3 is a cross-sectional view along line A--A in FIG. 2 illustrating certain features of the adapter of FIG. 2.
  • FIG. 4 is a plan view of a portion of the bottom surface of the adapter of FIG. 2 showing the conductive traces extending from holes formed in the substrate and terminating in pads.
  • FIG. 5 is a plan view of a portion of the bottom surface of another embodiment of the inventive adapter.
  • FIG. 6 is a plan view of one example of a bottom surface of the inventive adapter having a large number of terminals.
  • FIG. 2 illustrates a portion of the inventive adapter 20 which is configured to be mounted on an array of contact pads, such as contact pads 16 in FIG. 1, for receiving a ball grid array type package.
  • FIG. 2 Also shown in FIG. 2 is a connector portion 22 which connects to the pins 24 of the adapter 20.
  • Connector 22 has its respective pins 25 connected via wires to a tester or other device (not shown). Only portions of adapter 20 and connector 22 are shown in FIG. 2. An entire adapter 20 and connector 22 would include a repetition of the patterns of pins 24 and 25 as needed to emulate a particular ball grid array type package having a particular terminal count. Terminal counts for relatively large ball grid array type packages may be on the order of 200. Accordingly, to emulate these packages, 200 pins 24 would be incorporated in adapter 20.
  • the adapter 20 will typically have a square shape with sides ranging from 7.0 mm to 57.5 mm, although other sizes and shapes may be used depending on the particular package to be emulated.
  • Typical pin 24 pitches may be 1.00 mm, 1.25 mm, and 1.50 mm, depending upon the particular package to be emulated.
  • Adapter 20 comprises a dielectric substrate 26, which may be formed of a resin, a plastic, or other conventional dielectric material. In one embodiment, this substrate 26 has a thickness of approximately 2.50 mm.
  • Holes 28 are drilled through substrate 26 in either a staggered row fashion or in a uniform grid, as shown in FIG. 2. Holes 28 may have a practical diameter on the order of 0.30 mm to 0.60 mm. Larger diameter holes would be possible with a less densely populated pin 24 arrangement. Holes 28 may be laser drilled or drilled using any conventional technique, such as by using a programmable drilling machine.
  • the top surface 29 and bottom surface 30 of the substrate 26 are then plated with copper or another conductive material using electroless plating or other conventional plating technique. This plating step not only coats the flat top and bottom surfaces of substrate 26 but also coats the walls of holes 28.
  • a layer of resist is then applied to the top and bottom surfaces of substrate 26 and patterned using a conventional photolithographic and etching process. The resist exposes a ring 31 of copper around each hole 28 on the top surface 29 and exposes traces 32 on the bottom surface 30 which extend from a ring around each hole 28 and terminate in a pad 33.
  • the exposed copper portions (including the walls of holes 28) are then plated with solder or gold (plating 35 in FIG. 3), using a suitable electroplating, dip-plating, or other conventional plating process.
  • the remaining resist is then removed to expose the underlying copper.
  • a wet etch using an ammonia based etchant, is then used to dissolve the exposed copper.
  • the solder or gold plating 35 (and the underlying copper) is not dissolved by the etchant.
  • the conductive walls of the holes 28 are now each electrically connected through the associated trace 32 to a pad 33.
  • a heat resistant dielectric layer 34 such as Liquid Photo-Imagable (LPI) is either adhesively secured to the bottom surface 30 of substrate 26 as a sheet or deposited on the bottom surface 30 in liquid form and then cured.
  • This dielectric layer 34 may be virtually any thickness from a few microns to less than a mil.
  • the dielectric layer 34 is then selectively etched to expose pads 33.
  • FIG. 3 taken along line A--A in FIG. 2, illustrates the dielectric layer 34, which is etched to reveal the pads 33.
  • FIG. 3 also illustrates the solder or gold plating 35 covering the walls of each of the holes 28 and covering the traces 32 on the bottom surface 30 of the substrate 26 leading to pads 33.
  • Pins 24 are then inserted through holes 28 as shown in FIGS. 2 and 3. These holes 28 have the dielectric layer 34 covering the bottom ends of the holes 28 to prevent pin 24 from extending beyond the bottom surface 30 of the substrate 26.
  • a female type pin 24 is shown in the preferred embodiments of FIGS. 2 and 3.
  • Pins 24 may have any length suitable for a particular application. In one embodiment, the length of pins 24 is on the order of 1 cm. In the preferred embodiment, the pins 24 are formed of beryllium copper plated with nickel and gold.
  • solder 38 is flowed over the top surface of substrate 26 to solder pins 24 to the plating 35 around and within the holes 28.
  • Solder balls 40 are then deposited on the pads 33 on the bottom surface 30 of substrate 26 through the openings in the dielectric layer 34 so as to adhere to the plating 35 coating the pads 33.
  • FIG. 4 shows a portion of the bottom surface 30 of adapter 20. Solder balls 40 are shown in FIG. 4 by the hatched circles.
  • the solder balls 40 may be automatically deposited by a programmed machine, using one or more syringes, which is conventionally used for forming ball grid array type packages.
  • FIG. 5 illustrates the bottom surface of an adapter 20 which is similar to that shown in FIG. 4 but with a different arrangement of holes 28 and traces 32.
  • the arrangement of FIG. 4 enables a higher pin 24 density.
  • FIG. 6 illustrates the bottom surface 30 of the adapter 20 in a typical embodiment having 340 terminals (i.e., 340 solder balls 40). Traces and holes are not shown in FIG. 6 for simplicity.
  • an epoxy layer 42 (FIG. 2) may be formed to surround the pins 24.
  • substrate 26 may be made thicker, or pins 24 may be made shorter, to further reduce the likelihood of inadvertent bending of pins 24.
  • the resulting adapter 20 may then be aligned and positioned over contact pads 16 (FIG. 3) on a printed circuit board 14.
  • the adapter 20 is then heated to melt the solder balls 40 and fuse the solder to the contact pads 16. This heating step does not affect the position of pins 24, since pins 24 are prevented from moving in a downward vertical direction by dielectric layer 34 blocking the hole 28 opening.
  • the adapter 20, now soldered to the printed circuit board 14, may now be engaged by connector 22 (FIG. 2) for testing the printed circuit board 14.
  • Connector 22 is connected via wires to a tester or other device which may emulate the electrical characteristics of the actual ball grid array package to be ultimately used in the final production model of the printed circuit board 14.
  • the connector 22 is removed from adapter 20.
  • the adapter 20 may then be removed from the board 14 or the board 14 discarded.
  • Adapter 20 may be made as an individual unit or may be formed along with other identical adapters 20 in a same substrate 26, in which case the individual adapters 20 are then separated from each other by sawing the substrate 26.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)

Abstract

An adapter for emulating a ball grid array type package includes a dielectric substrate having an array of holes formed therein. A layer of conductive material is deposited on a bottom surface of the substrate and onto the inner walls of the holes. The bottom surface of the substrate is then selectively etched to form separate conductive traces extending from each of said holes and terminating in a pad proximate to each hole. A conductive pin is inserted into each of the holes and soldered in place. The pads are then provided with a small ball of solder, using well known techniques, so that the bottom surface of the substrate now appears virtually identical to a bottom surface of a conventional ball grid array type package. The adapter is then mounted to an array of contact pads on a printed circuit board by fusing the solder balls to corresponding contact pads on the board. The pins are now electrically connected to the contact pads on the circuit board and may be connected to a tester.

Description

FIELD OF THE INVENTION
This invention relates to adapters which emulate a particular surface mounted package for testing purposes.
BACKGROUND OF THE INVENTION
Various types of test adapters are known which either connect to leads of a particular type of surface mounted package mounted on a printed circuit board or connect directly to terminals on a printed circuit board, where the terminals on the board are configured for accepting a particular type of surface mounted package. The adapter is, in turn, connected to a tester for testing the printed circuit board or the package itself. The adapter, thus, must contain electrical contacts which correspond to the terminal configuration of a particular type of surface mounted package intended for use with the printed circuit board being tested. Various types of adapters for connection between a printed circuit board and a tester are described in U.S. Pat. Nos. 4,862,076 and 4,564,251 and in U.S. patent application Ser. No. 08/079,721, entitled "Test Adapter for Packaged Integrated Circuits", assigned to the present assignee and incorporated herein by reference.
A very area-efficient type of surface mounted package which is increasing in popularity is a ball grid array package illustrated in FIG. 1. In FIG. 1, a packaged integrated circuit 10 contains a silicon die having its pads electrically connected to respective ones of conductive solder balls 12 distributed on the bottom surface of the package 10 in an array. A printed circuit board 14 has formed on its surface a corresponding array of conductive pads 16 which align with the array of conductive solder balls 12. Conductive traces (not shown) on printed circuit board 14 lead from each of the pads 16 to other circuitry on the board 14. To mount the package 10 to the board 14, the package 10 is positioned on top of board 14 and the resulting structure is heated until the solder balls 12 melt and fuse to the connect pads 16.
The ball grid array type packages provide a high density of terminals at a very low cost. Also, by not having any pins extending from the package, there is no risk of bending any leads and destroying the product.
The inventor is not aware of any adapters which emulate ball grid array type packages. The design of a ball grid array type adapter presents numerous problems. One problem is that the contact pads 16 and conductive balls 12 may be separated by a millimeter or less, which makes it extremely difficult to reliably provide individual connectors on an adapter for connecting to each of contact pads 16 without taking up any more area than the area of the intended package 10. Further, since the adapter must be soldered onto the contact pads 16 of the board 14, the heating process must not adversely affect the adapter. Thirdly, the adapter must be made inexpensively, since the user may choose to discard the board 14 after testing instead of spending time removing the adapter from the board 14.
What is needed is an inexpensive and reliable adapter which can connect to an array of contact pads on a board for emulating a ball grid array type package.
SUMMARY
An adapter for emulating a ball grid array type package is presented herein. The adapter includes a dielectric substrate having an array of holes formed therein. A layer of conductive material is deposited on a bottom surface of the substrate and onto the inner walls of the holes. The bottom surface of the substrate is then selectively etched to form separate conductive traces extending from each of the holes and terminating in a pad proximate to each hole. A conductive pin is inserted into each of the holes. These pins are then soldered to the conducting walls of their respective holes so that each pin is now electrically connected, via a conductive trace, to a respective pad on the bottom surface of the substrate. A thin dielectric layer is formed on the bottom surface of the substrate and selectively etched to only reveal the pads. These exposed pads align with an array of conductive pads on a printed circuit board. The exposed pads are then each provided with a small ball of solder, using well known techniques, so that the bottom surface of the substrate now appears virtually identical to a bottom surface of a ball grid array type package.
Each pin extending from the top surface of the substrate is now in electrical contact with a respective solder ball on the bottom surface of the substrate via the conductive traces. The adapter is then mounted to an array of contact pads on a printed circuit board by fusing the solder balls to corresponding contact pads on the board. The thin dielectric layer not only insulates portions of the bottom surface of the adapter from the board but prevents the pins (soldered in place) from extending through the bottom surface of the substrate when heating the adapter during the solder ball fusing step.
The pins on the adapter may now receive a suitable connector which makes electrical contact with the pins, where the connector is connected to a tester or other device. In the preferred embodiment, the pins extending from the top surface of the substrate are female type connectors which receive a male type connector connected to a tester.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a prior art ball grid array type package and a corresponding contact pad structure on a printed circuit board.
FIG. 2 is a perspective view illustrating the construction of the inventive adapter and a removable connector for engaging the pins of the adapter.
FIG. 3 is a cross-sectional view along line A--A in FIG. 2 illustrating certain features of the adapter of FIG. 2.
FIG. 4 is a plan view of a portion of the bottom surface of the adapter of FIG. 2 showing the conductive traces extending from holes formed in the substrate and terminating in pads.
FIG. 5 is a plan view of a portion of the bottom surface of another embodiment of the inventive adapter.
FIG. 6 is a plan view of one example of a bottom surface of the inventive adapter having a large number of terminals.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 2 illustrates a portion of the inventive adapter 20 which is configured to be mounted on an array of contact pads, such as contact pads 16 in FIG. 1, for receiving a ball grid array type package.
Also shown in FIG. 2 is a connector portion 22 which connects to the pins 24 of the adapter 20. Connector 22 has its respective pins 25 connected via wires to a tester or other device (not shown). Only portions of adapter 20 and connector 22 are shown in FIG. 2. An entire adapter 20 and connector 22 would include a repetition of the patterns of pins 24 and 25 as needed to emulate a particular ball grid array type package having a particular terminal count. Terminal counts for relatively large ball grid array type packages may be on the order of 200. Accordingly, to emulate these packages, 200 pins 24 would be incorporated in adapter 20.
The adapter 20 will typically have a square shape with sides ranging from 7.0 mm to 57.5 mm, although other sizes and shapes may be used depending on the particular package to be emulated. Typical pin 24 pitches may be 1.00 mm, 1.25 mm, and 1.50 mm, depending upon the particular package to be emulated.
Adapter 20 comprises a dielectric substrate 26, which may be formed of a resin, a plastic, or other conventional dielectric material. In one embodiment, this substrate 26 has a thickness of approximately 2.50 mm.
An array of holes 28 are drilled through substrate 26 in either a staggered row fashion or in a uniform grid, as shown in FIG. 2. Holes 28 may have a practical diameter on the order of 0.30 mm to 0.60 mm. Larger diameter holes would be possible with a less densely populated pin 24 arrangement. Holes 28 may be laser drilled or drilled using any conventional technique, such as by using a programmable drilling machine.
The top surface 29 and bottom surface 30 of the substrate 26 are then plated with copper or another conductive material using electroless plating or other conventional plating technique. This plating step not only coats the flat top and bottom surfaces of substrate 26 but also coats the walls of holes 28. A layer of resist is then applied to the top and bottom surfaces of substrate 26 and patterned using a conventional photolithographic and etching process. The resist exposes a ring 31 of copper around each hole 28 on the top surface 29 and exposes traces 32 on the bottom surface 30 which extend from a ring around each hole 28 and terminate in a pad 33. The exposed copper portions (including the walls of holes 28) are then plated with solder or gold (plating 35 in FIG. 3), using a suitable electroplating, dip-plating, or other conventional plating process.
The remaining resist is then removed to expose the underlying copper. A wet etch, using an ammonia based etchant, is then used to dissolve the exposed copper. The solder or gold plating 35 (and the underlying copper) is not dissolved by the etchant. The conductive walls of the holes 28 are now each electrically connected through the associated trace 32 to a pad 33.
Next, a heat resistant dielectric layer 34, such as Liquid Photo-Imagable (LPI), is either adhesively secured to the bottom surface 30 of substrate 26 as a sheet or deposited on the bottom surface 30 in liquid form and then cured. This dielectric layer 34 may be virtually any thickness from a few microns to less than a mil.
The dielectric layer 34 is then selectively etched to expose pads 33.
FIG. 3, taken along line A--A in FIG. 2, illustrates the dielectric layer 34, which is etched to reveal the pads 33. FIG. 3 also illustrates the solder or gold plating 35 covering the walls of each of the holes 28 and covering the traces 32 on the bottom surface 30 of the substrate 26 leading to pads 33.
Pins 24 are then inserted through holes 28 as shown in FIGS. 2 and 3. These holes 28 have the dielectric layer 34 covering the bottom ends of the holes 28 to prevent pin 24 from extending beyond the bottom surface 30 of the substrate 26.
A female type pin 24 is shown in the preferred embodiments of FIGS. 2 and 3. Pins 24 may have any length suitable for a particular application. In one embodiment, the length of pins 24 is on the order of 1 cm. In the preferred embodiment, the pins 24 are formed of beryllium copper plated with nickel and gold.
To secure pins 24 in position and to ensure reliable electrical contact between pins 24 and pads 33, solder 38 is flowed over the top surface of substrate 26 to solder pins 24 to the plating 35 around and within the holes 28.
Solder balls 40 (FIGS. 3 and 4) are then deposited on the pads 33 on the bottom surface 30 of substrate 26 through the openings in the dielectric layer 34 so as to adhere to the plating 35 coating the pads 33. FIG. 4 shows a portion of the bottom surface 30 of adapter 20. Solder balls 40 are shown in FIG. 4 by the hatched circles. The solder balls 40 may be automatically deposited by a programmed machine, using one or more syringes, which is conventionally used for forming ball grid array type packages.
FIG. 5 illustrates the bottom surface of an adapter 20 which is similar to that shown in FIG. 4 but with a different arrangement of holes 28 and traces 32. The arrangement of FIG. 4 enables a higher pin 24 density.
FIG. 6 illustrates the bottom surface 30 of the adapter 20 in a typical embodiment having 340 terminals (i.e., 340 solder balls 40). Traces and holes are not shown in FIG. 6 for simplicity.
To prevent pins 24 from being inadvertently bent, an epoxy layer 42 (FIG. 2) may be formed to surround the pins 24. As an alternative, substrate 26 may be made thicker, or pins 24 may be made shorter, to further reduce the likelihood of inadvertent bending of pins 24.
The resulting adapter 20 may then be aligned and positioned over contact pads 16 (FIG. 3) on a printed circuit board 14. The adapter 20 is then heated to melt the solder balls 40 and fuse the solder to the contact pads 16. This heating step does not affect the position of pins 24, since pins 24 are prevented from moving in a downward vertical direction by dielectric layer 34 blocking the hole 28 opening.
The adapter 20, now soldered to the printed circuit board 14, may now be engaged by connector 22 (FIG. 2) for testing the printed circuit board 14. Connector 22 is connected via wires to a tester or other device which may emulate the electrical characteristics of the actual ball grid array package to be ultimately used in the final production model of the printed circuit board 14. After testing the board 14, the connector 22 is removed from adapter 20. The adapter 20 may then be removed from the board 14 or the board 14 discarded.
Adapter 20 may be made as an individual unit or may be formed along with other identical adapters 20 in a same substrate 26, in which case the individual adapters 20 are then separated from each other by sawing the substrate 26.
While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as fall within the true spirit and scope of this invention.

Claims (19)

What is claimed is:
1. An adapter for emulating a ball grid array type package comprising:
a dielectric substrate, said substrate having an array of holes formed therein, each of said holes having walls at least partially plated with a conductive material, each of said holes having an opening in a top surface of said substrate;
conductive traces formed on a bottom surface of said substrate, each of said traces extending from said conductive material plating a wall of an associated one of said holes and terminating at a first end;
a plurality of conductive pins, each of said pins being inserted into a respective one of said holes and projecting through said top surface, each of said pins making electrical contact with a respective one of said traces through said conductive material plating said walls; and
conductive balls adhered to said traces proximate to said first end, each of said conductive pins being in electrical contact with a respective one of said conductive balls via one of said conductive traces, said conductive balls being formed in a pattern to correspond with a matching pattern of pads on a circuit board, said conductive balls being formed of a material which, when melted, fuse to said pads.
2. The adapter of claim 1 further comprising a restraining means for holding each of said conductive pins in a position substantially orthogonal to said top surface of said substrate to prevent said pins from bending under normal use.
3. The adapter of claim 1 further comprising a dielectric layer formed on said bottom surface of said substrate for exposing said conductive balls but not exposing said holes.
4. The adapter of claim 1 wherein said conductive pins are female connectors.
5. The adapter of claim 1 wherein said conductive balls comprise solder.
6. An adapter for emulating a ball grid array type package comprising:
a dielectric substrate, said substrate having an array of holes formed therein, each of said holes having walls at least partially plated with a conductive material, each of said holes having an opening in a top surface of said substrate;
a plurality of conductive pins, each of said pins being inserted into a respective one of said holes and projecting through said top surface, each of said pins making electrical contact with said conductive material plating said walls; and
conductive balls formed on a bottom surface of said substrate, said conductive balls being in electrical contact with said conductive material plating said walls of respective ones of said holes and being in electrical contact with a respective one of said pins, said conductive balls being formed in a pattern to correspond with a matching pattern of pads on a circuit board, said conductive balls being formed of a material which, when melted, fuse to said pads.
7. The adapter of claim 6 further comprising conductive traces formed on said bottom surface of said substrate, each of said traces extending between a wall of a respective one of said holes and one of said conductive balls.
8. The adapter of claim 6 further comprising conductive traces electrically interconnecting said conductive balls with respective ones of said pins.
9. The adapter of claim 8 further comprising a dielectric layer formed on said bottom surface of said substrate for exposing said conductive balls but not exposing said holes.
10. The adapter of claim 6 further comprising a restraining means for holding each of said conductive pins in a position substantially orthogonal to said top surface of said substrate to prevent said pins from bending under normal use.
11. The adapter of claim 6 wherein said conductive pins are female connectors.
12. The adapter of claim 6 wherein said conductive balls comprise solder.
13. A method of fabricating an adapter for emulating a ball grid array type package, said method comprising the steps of:
forming a plurality of holes in a dielectric substrate, said holes having openings in a top surface of said substrate;
coating a bottom surface of said substrate and portions of walls of said holes with a conductive coating;
etching said conductive coating to form traces, each of said traces extending from said conductive coating on an associated one of said walls and terminating in a pad proximate to said associated one of said walls;
inserting conductive pins into said holes, said conductive pins being electrically connected to a respective pad via said conductive traces; and
depositing a solder ball on each pad.
14. The method of claim 13 further comprising the step of forming a dielectric layer on said bottom surface of said substrate for exposing said pads and covering openings of said holes in said bottom surface.
15. The method of claim 13 further comprising the step of soldering said pins to said conductive coating after said pins are inserted into said holes. .Iadd.
16. An adapter for emulating a ball grid array type package comprising:
a dielectric substrate, said substrate having an array of holes formed therein, each of said holes having an inner boundary defined by walls of each of said holes, each of said holes having within its inner boundary a conductive material, each of said holes having an opening in a top surface of said substrate;
a plurality of conductive pins, each of said pins being inserted into a respective one of said holes and protecting through said top surface, each of said pins making electrical contact with said conductive material within said inner boundary of a respective one of said holes; and
conductive balls formed on a bottom surface of said substrate, each of said conductive balls being in electrical contact with said conductive material within said inner boundary of a respective one of said holes and being in electrical contact with a respective one of said pins, said conductive balls being formed in a pattern to correspond with a matching pattern of pads on a circuit board, said conductive balls being formed of a material which, when melted, fuse to said pads. .Iaddend..Iadd.
17. The adapter of claim 16 further comprising conductive traces formed on said bottom surface of said substrate, each of said traces electrically connecting said conductive material within said inner boundary of a respective one of said holes and one of said conductive balls. .Iaddend..Iadd.18. The adapter of claim 16 further comprising conductive traces electrically interconnecting said conductive balls with respective ones of said pins. .Iaddend..Iadd.19. The adapter of claim 16 further comprising a dielectric layer formed on said bottom surface of said substrate for exposing said conductive balls. .Iaddend..Iadd.20. The adapter of claim 16 further comprising a second substrate for holding each of said conductive sins in a position substantially orthogonal to said top surface of said dielectric substrate to help prevent said pins from
bending under normal use. .Iaddend..Iadd.21. The adapter of claim 16 wherein said conductive pins are female connectors. .Iaddend..Iadd.22. The adapter of claim 16 wherein said conductive balls comprise solder. .Iaddend..Iadd.23. A method of fabricating an adapter for emulating a ball grid array type package, said method comprising the steps of:
forming a plurality of holes in a dielectric substrate, said holes having openings in a top surface of said substrate;
providing a conductive material on a bottom surface of said substrate and over at least a portion of said holes;
etching said conductive material on said bottom surface to form traces, each of said traces being electrically connected to said conductive material over said at least a portion of said holes and terminating in a pad associated with one of said holes;
inserting conductive pins into said holes, said conductive pins being electrically connected to a respective pad via said conductive traces; and
depositing a solder ball on each pad. .Iaddend..Iadd.24. The method of claim 23 further comprising the step of forming a dielectric layer on said bottom surface of said substrate for exposing said pads. .Iaddend..Iadd.25. The method of claim 23 further comprising the step of providing a dielectric layer overlying said dielectric substrate for holding each of said conductive pins in a position substantially orthogonal to said top surface of said dielectric substrate to help prevent said pins from bending under normal use. .Iaddend.
US08/857,889 1994-01-26 1997-05-16 Adapter which emulates ball grid array packages Expired - Fee Related USRE36442E (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/857,889 USRE36442E (en) 1994-01-26 1997-05-16 Adapter which emulates ball grid array packages

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/187,578 US5418471A (en) 1994-01-26 1994-01-26 Adapter which emulates ball grid array packages
US08/857,889 USRE36442E (en) 1994-01-26 1997-05-16 Adapter which emulates ball grid array packages

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/187,578 Reissue US5418471A (en) 1994-01-26 1994-01-26 Adapter which emulates ball grid array packages

Publications (1)

Publication Number Publication Date
USRE36442E true USRE36442E (en) 1999-12-14

Family

ID=26883169

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/857,889 Expired - Fee Related USRE36442E (en) 1994-01-26 1997-05-16 Adapter which emulates ball grid array packages

Country Status (1)

Country Link
US (1) USRE36442E (en)

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6288562B1 (en) * 1999-07-26 2001-09-11 Lucent Technologies Inc. Test pin for a printed circuit board
US20030116346A1 (en) * 2001-12-21 2003-06-26 Forster James Allam Low cost area array probe for circuits having solder-ball contacts are manufactured using a wire bonding machine
US6707683B1 (en) * 2001-07-27 2004-03-16 Daktronics, Inc. Circuit board having improved soldering characteristics
US20040088121A1 (en) * 2002-11-01 2004-05-06 International Busines Machines Corporation Apparatus, system, and method of determining loading characteristics on an integrated circuit module
US20040155672A1 (en) * 1997-11-03 2004-08-12 Keith Robinson Load board socket adapter and interface method
US20070197099A1 (en) * 2006-02-17 2007-08-23 Centipede Systems, Inc. High Performance Electrical Connector
US7442045B1 (en) 2007-08-17 2008-10-28 Centipede Systems, Inc. Miniature electrical ball and tube socket with self-capturing multiple-contact-point coupling
US20090273359A1 (en) * 2008-05-02 2009-11-05 Micron Technology, Inc. Electrical testing apparatus having masked sockets and associated systems and methods
US20100252311A1 (en) * 2009-04-01 2010-10-07 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US7942687B1 (en) * 2010-09-14 2011-05-17 Lockheed Martin Corporation Hollow stem design for high density interconnects
US7985079B1 (en) 2010-04-20 2011-07-26 Tyco Electronics Corporation Connector assembly having a mating adapter
US7997921B1 (en) 2010-10-15 2011-08-16 Lockheed Martin Corporation Connecting elements having a stub surrounded by a hollow stalk with a flange
US8100699B1 (en) 2010-07-22 2012-01-24 Tyco Electronics Corporation Connector assembly having a connector extender module
US8152549B1 (en) 2010-11-01 2012-04-10 Lockheed Martin Corporation Multiple stem design for high density interconnects
US8969734B2 (en) 2009-04-01 2015-03-03 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US10785871B1 (en) * 2018-12-12 2020-09-22 Vlt, Inc. Panel molded electronic assemblies with integral terminals
US10903734B1 (en) 2016-04-05 2021-01-26 Vicor Corporation Delivering power to semiconductor loads
US10998903B1 (en) 2016-04-05 2021-05-04 Vicor Corporation Method and apparatus for delivering power to semiconductors
US11336167B1 (en) 2016-04-05 2022-05-17 Vicor Corporation Delivering power to semiconductor loads

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4564251A (en) * 1984-12-13 1986-01-14 Itt Corporation Leadless chip carrier adapter
US4830264A (en) * 1986-10-08 1989-05-16 International Business Machines Corporation Method of forming solder terminals for a pinless ceramic module
US4862076A (en) * 1986-06-19 1989-08-29 Renner Robert E Test point adapter for chip carrier sockets
US5122064A (en) * 1991-05-23 1992-06-16 Amp Incorporated Solderless surface-mount electrical connector
US5291062A (en) * 1993-03-01 1994-03-01 Motorola, Inc. Area array semiconductor device having a lid with functional contacts
US5293067A (en) * 1991-05-23 1994-03-08 Motorola, Inc. Integrated circuit chip carrier
US5477933A (en) * 1994-10-24 1995-12-26 At&T Corp. Electronic device interconnection techniques

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4564251A (en) * 1984-12-13 1986-01-14 Itt Corporation Leadless chip carrier adapter
US4862076A (en) * 1986-06-19 1989-08-29 Renner Robert E Test point adapter for chip carrier sockets
US4830264A (en) * 1986-10-08 1989-05-16 International Business Machines Corporation Method of forming solder terminals for a pinless ceramic module
US5122064A (en) * 1991-05-23 1992-06-16 Amp Incorporated Solderless surface-mount electrical connector
US5293067A (en) * 1991-05-23 1994-03-08 Motorola, Inc. Integrated circuit chip carrier
US5291062A (en) * 1993-03-01 1994-03-01 Motorola, Inc. Area array semiconductor device having a lid with functional contacts
US5477933A (en) * 1994-10-24 1995-12-26 At&T Corp. Electronic device interconnection techniques

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7285970B2 (en) * 1997-11-03 2007-10-23 Micron Technology, Inc. Load board socket adapter and interface method
US20040155672A1 (en) * 1997-11-03 2004-08-12 Keith Robinson Load board socket adapter and interface method
US6288562B1 (en) * 1999-07-26 2001-09-11 Lucent Technologies Inc. Test pin for a printed circuit board
US6707683B1 (en) * 2001-07-27 2004-03-16 Daktronics, Inc. Circuit board having improved soldering characteristics
US20030116346A1 (en) * 2001-12-21 2003-06-26 Forster James Allam Low cost area array probe for circuits having solder-ball contacts are manufactured using a wire bonding machine
US20040088121A1 (en) * 2002-11-01 2004-05-06 International Busines Machines Corporation Apparatus, system, and method of determining loading characteristics on an integrated circuit module
US6792375B2 (en) 2002-11-01 2004-09-14 International Business Machines Corporation Apparatus, system, and method of determining loading characteristics on an integrated circuit module
US7393214B2 (en) 2006-02-17 2008-07-01 Centipede Systems, Inc. High performance electrical connector
US20070197099A1 (en) * 2006-02-17 2007-08-23 Centipede Systems, Inc. High Performance Electrical Connector
US20080194124A1 (en) * 2006-02-17 2008-08-14 Centipede Systems, Inc. Socket with high performance electrical connectors
US7559770B2 (en) 2006-02-17 2009-07-14 Centipede Systems, Inc. Socket with high performance electrical connectors
US7442045B1 (en) 2007-08-17 2008-10-28 Centipede Systems, Inc. Miniature electrical ball and tube socket with self-capturing multiple-contact-point coupling
US7985077B2 (en) 2007-08-17 2011-07-26 Centipede Systems, Inc. Miniature electrical ball and tube socket assembly with self-capturing multiple-contact-point coupling
US7674113B2 (en) 2007-08-17 2010-03-09 Centipede Systems, Inc. Miniature electrical ball and tube socket assembly with self-capturing multiple-contact-point coupling
US7980862B2 (en) 2007-08-17 2011-07-19 Centipede Systems, Inc. Miniature electrical socket assembly with self-capturing multiple-contact-point coupling
US7837476B2 (en) 2007-08-17 2010-11-23 Centipede Systems, Inc. Miniature electrical ball and tube socket assembly with self-capturing multiple-contact-point coupling
US7857646B2 (en) 2008-05-02 2010-12-28 Micron Technology, Inc. Electrical testing apparatus having masked sockets and associated systems and methods
US20090273359A1 (en) * 2008-05-02 2009-11-05 Micron Technology, Inc. Electrical testing apparatus having masked sockets and associated systems and methods
US8969734B2 (en) 2009-04-01 2015-03-03 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US20100252311A1 (en) * 2009-04-01 2010-10-07 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US8119926B2 (en) 2009-04-01 2012-02-21 Advanced Interconnections Corp. Terminal assembly with regions of differing solderability
US7985079B1 (en) 2010-04-20 2011-07-26 Tyco Electronics Corporation Connector assembly having a mating adapter
US8100699B1 (en) 2010-07-22 2012-01-24 Tyco Electronics Corporation Connector assembly having a connector extender module
US7942687B1 (en) * 2010-09-14 2011-05-17 Lockheed Martin Corporation Hollow stem design for high density interconnects
US7997921B1 (en) 2010-10-15 2011-08-16 Lockheed Martin Corporation Connecting elements having a stub surrounded by a hollow stalk with a flange
US8152549B1 (en) 2010-11-01 2012-04-10 Lockheed Martin Corporation Multiple stem design for high density interconnects
US10903734B1 (en) 2016-04-05 2021-01-26 Vicor Corporation Delivering power to semiconductor loads
US10998903B1 (en) 2016-04-05 2021-05-04 Vicor Corporation Method and apparatus for delivering power to semiconductors
US11101795B1 (en) 2016-04-05 2021-08-24 Vicor Corporation Method and apparatus for delivering power to semiconductors
US11336167B1 (en) 2016-04-05 2022-05-17 Vicor Corporation Delivering power to semiconductor loads
US11398770B1 (en) 2016-04-05 2022-07-26 Vicor Corporation Delivering power to semiconductor loads
US11876520B1 (en) 2016-04-05 2024-01-16 Vicor Corporation Method and apparatus for delivering power to semiconductors
US10785871B1 (en) * 2018-12-12 2020-09-22 Vlt, Inc. Panel molded electronic assemblies with integral terminals
US11304297B1 (en) 2018-12-12 2022-04-12 Vicor Corporation Panel molded electronic assemblies with integral terminals

Similar Documents

Publication Publication Date Title
US5418471A (en) Adapter which emulates ball grid array packages
USRE36442E (en) Adapter which emulates ball grid array packages
US6114240A (en) Method for fabricating semiconductor components using focused laser beam
US6903443B2 (en) Semiconductor component and interconnect having conductive members and contacts on opposing sides
US6242932B1 (en) Interposer for semiconductor components having contact balls
EP0453716B1 (en) Connector assembly for chip testing
US5548223A (en) Probe adapter for electronic device
US5184285A (en) Socket constructed with molded-in lead frame providing means for installing additional component such as a chip capacitor
US6980017B1 (en) Test interconnect for bumped semiconductor components and method of fabrication
US6392429B1 (en) Temporary semiconductor package having dense array external contacts
US6995577B2 (en) Contact for semiconductor components
US5691649A (en) Carrier having slide connectors for testing unpackaged semiconductor dice
KR100502125B1 (en) Method of producing a contact structure
US6358064B2 (en) Z-axis electrical interconnect
US4902235A (en) Socket, connection system and method of making
WO1998014998A9 (en) Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication
WO1998014998A1 (en) Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication
US4236777A (en) Integrated circuit package and manufacturing method
WO1989012911A1 (en) Protected lead frame and method for fabricating lead frames
US6819127B1 (en) Method for testing semiconductor components using interposer
WO2000005936A1 (en) Hybrid solder ball and pin grid array circuit board interconnect system and method
JPH07167892A (en) Probe assembly, manufacture thereof, and probe card for measurement of ic using the same
US6430047B2 (en) Standardized test board for testing custom chips
KR100265499B1 (en) Ic package and ic probe card
US6168976B1 (en) Socketable BGA package

Legal Events

Date Code Title Description
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY