USD893433S1 - Electrical interconnect capsule - Google Patents

Electrical interconnect capsule Download PDF

Info

Publication number
USD893433S1
USD893433S1 US29/683,835 US201929683835F USD893433S US D893433 S1 USD893433 S1 US D893433S1 US 201929683835 F US201929683835 F US 201929683835F US D893433 S USD893433 S US D893433S
Authority
US
United States
Prior art keywords
capsule
electrical interconnect
view
interconnect
electrical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US29/683,835
Inventor
Lynwood Adams
Jack Lewis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Modus Test LLC
Original Assignee
Modus Test LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Modus Test LLC filed Critical Modus Test LLC
Priority to US29/683,835 priority Critical patent/USD893433S1/en
Assigned to MODUS TEST, LLC reassignment MODUS TEST, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ADAMS, LYNWOOD, LEWIS, JACK
Application granted granted Critical
Publication of USD893433S1 publication Critical patent/USD893433S1/en
Assigned to ROGERS, BRUCE D reassignment ROGERS, BRUCE D SECURITY INTEREST Assignors: MODUS TEST, LLC
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

FIG. 1 is a top perspective view of an electrical interconnect capsule,
FIG. 2 is a bottom perspective view of an electrical interconnect capsule,
FIG. 3 is a front elevation view of an electrical interconnect capsule,
FIG. 4 is a rear elevational view of an electrical interconnect capsule,
FIG. 5 is a right elevational view of an electrical interconnect capsule,
FIG. 6 is a left elevation view of an electrical interconnect capsule,
FIG. 7 is a top elevation view of an electrical interconnect capsule,
FIG. 8 is a bottom elevation view of an electrical interconnect capsule,
FIG. 9 is a close up perspective view of a portion of the top side of an electrical interconnect capsule; and,
FIG. 10 is a close up perspective view of a portion of the bottom side of an electrical interconnect capsule.
The dashed lines shown represent the environment and represent unclaimed subject matter and form no part of the claimed design.

Claims (1)

    CLAIM
  1. The ornamental design for an electrical interconnect capsule, as is shown and described.
US29/683,835 2019-03-15 2019-03-15 Electrical interconnect capsule Active USD893433S1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US29/683,835 USD893433S1 (en) 2019-03-15 2019-03-15 Electrical interconnect capsule

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US29/683,835 USD893433S1 (en) 2019-03-15 2019-03-15 Electrical interconnect capsule

Publications (1)

Publication Number Publication Date
USD893433S1 true USD893433S1 (en) 2020-08-18

Family

ID=71995724

Family Applications (1)

Application Number Title Priority Date Filing Date
US29/683,835 Active USD893433S1 (en) 2019-03-15 2019-03-15 Electrical interconnect capsule

Country Status (1)

Country Link
US (1) USD893433S1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USD1050051S1 (en) 2024-05-09 2024-11-05 ImagineTrend, INC. Flat wire loop connector
USD1087928S1 (en) 2022-08-16 2025-08-12 Modus Test, Llc Contact field for a printed circuit board
USD1098054S1 (en) * 2022-08-16 2025-10-14 Modus Test, Llc Contact field for a motherboard for an electronic testing system

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USD652039S1 (en) * 2010-06-28 2012-01-10 Cisco Technology, Inc. Docking station
US20140167805A1 (en) * 2012-08-29 2014-06-19 Michael K. Dell Reduced footprint test socket system
USD751433S1 (en) * 2015-01-06 2016-03-15 Modus Test Automation, LLC Capsule
US20160209443A1 (en) * 2015-01-16 2016-07-21 Modus Test Automation, LLC Quick change small footprint testing system and method of use
USD870679S1 (en) * 2018-08-21 2019-12-24 Chyng Hong Electronic Co., Ltd. Control panel for power supply
USD870681S1 (en) * 2018-11-29 2019-12-24 Chyng Hong Electronic Co., Ltd. Control panel for power distributor
USD870678S1 (en) * 2018-08-21 2019-12-24 Chyng Hong Electronic Co., Ltd. Control panel for power supply
USD875686S1 (en) * 2017-12-01 2020-02-18 Ppc Broadband, Inc. Stackable RF expansion module
USD875687S1 (en) * 2017-12-01 2020-02-18 Ppc Broadband, Inc. Stackable RF base module

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USD652039S1 (en) * 2010-06-28 2012-01-10 Cisco Technology, Inc. Docking station
US20140167805A1 (en) * 2012-08-29 2014-06-19 Michael K. Dell Reduced footprint test socket system
USD751433S1 (en) * 2015-01-06 2016-03-15 Modus Test Automation, LLC Capsule
US20160209443A1 (en) * 2015-01-16 2016-07-21 Modus Test Automation, LLC Quick change small footprint testing system and method of use
USD875686S1 (en) * 2017-12-01 2020-02-18 Ppc Broadband, Inc. Stackable RF expansion module
USD875687S1 (en) * 2017-12-01 2020-02-18 Ppc Broadband, Inc. Stackable RF base module
USD870679S1 (en) * 2018-08-21 2019-12-24 Chyng Hong Electronic Co., Ltd. Control panel for power supply
USD870678S1 (en) * 2018-08-21 2019-12-24 Chyng Hong Electronic Co., Ltd. Control panel for power supply
USD870681S1 (en) * 2018-11-29 2019-12-24 Chyng Hong Electronic Co., Ltd. Control panel for power distributor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Circuit Digest. Simple Microphone to Speaker Amplifier Circuit by Sourav Gupta. Nov. 13, 2018. https://circuitdigest.com/electronic-circuits/simple-microphone-to-speaker-circuit (Year: 2018). *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USD1087928S1 (en) 2022-08-16 2025-08-12 Modus Test, Llc Contact field for a printed circuit board
USD1098054S1 (en) * 2022-08-16 2025-10-14 Modus Test, Llc Contact field for a motherboard for an electronic testing system
USD1050051S1 (en) 2024-05-09 2024-11-05 ImagineTrend, INC. Flat wire loop connector

Similar Documents

Publication Publication Date Title
USD908635S1 (en) Electrical connector
USD911977S1 (en) Electrical connector
USD894842S1 (en) Electrical connector
USD946141S1 (en) Autoinjector
USD913236S1 (en) Electrical connector
USD830345S1 (en) Earphone
USD885362S1 (en) Earphones and case
USD913953S1 (en) Electrical connector
USD911978S1 (en) Electrical connector
USD814232S1 (en) Air fryer
USD828070S1 (en) Kettle
USD860136S1 (en) Electrical connector
USD877704S1 (en) Electrical connector
USD817280S1 (en) Electrical connector
USD973598S1 (en) Component of electrical connector
USD890098S1 (en) Electrical connector
USD848369S1 (en) Electrical connector
USD801272S1 (en) Electrical connector
USD897388S1 (en) Accompany robot
USD918843S1 (en) Electric connector
USD898436S1 (en) Electric pillow
USD860522S1 (en) Pod adapter
USD848952S1 (en) Connector assembly
USD897390S1 (en) Accompany robot
USD973596S1 (en) Electrical plug

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY