US9209045B2 - Fan out package structure and methods of forming - Google Patents

Fan out package structure and methods of forming Download PDF

Info

Publication number
US9209045B2
US9209045B2 US14/081,853 US201314081853A US9209045B2 US 9209045 B2 US9209045 B2 US 9209045B2 US 201314081853 A US201314081853 A US 201314081853A US 9209045 B2 US9209045 B2 US 9209045B2
Authority
US
United States
Prior art keywords
dielectric layer
forming
opening
conductive pattern
die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/081,853
Other versions
US20150137379A1 (en
Inventor
Pu Wang
Ying-Ching Shih
Szu-Wei Lu
Jing-Cheng Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US14/081,853 priority Critical patent/US9209045B2/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIN, JING-CHENG, LU, SZU WEI, SHIH, YING-CHING, WANG, PU
Priority to CN201410032176.5A priority patent/CN104659019B/en
Priority to TW103115921A priority patent/TWI511240B/en
Publication of US20150137379A1 publication Critical patent/US20150137379A1/en
Priority to US14/961,183 priority patent/US9472516B2/en
Application granted granted Critical
Publication of US9209045B2 publication Critical patent/US9209045B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3192—Multilayer coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
    • H01L23/53252—Additional layers associated with noble-metal layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
    • H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/08113—Disposition the whole bonding area protruding from the surface of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08151—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/08221—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/08225—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/08235—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bonding area connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2405—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821—Forming a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment, as examples.
  • Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Dozens or hundreds of integrated circuits are typically manufactured on a single semiconductor wafer. The individual dies are singulated by sawing the integrated circuits along a scribe line. The individual dies are then packaged separately, in multi-chip modules, or in other types of packaging, for example.
  • FIGS. 1 through 8 are various cross sectional views of structures during a first process according to an embodiment
  • FIGS. 9 and 10 are various cross sectional views of structures during a second process according to an embodiment.
  • FIG. 11 is an expanded view of a via according to an embodiment.
  • Embodiments will be described with respect to a specific context, namely a fan-out package structure. Other embodiments may also be applied, however, to other package structures. Figures and discussion below illustrate simplified structures so as to not obscure various features and to omit redundant features that would be apparent to a person of ordinary skill in the art. Like reference numbers in the figures refer to like components. Although method embodiments may be described as being performed in a particular order, other embodiments may be performed in any logical order.
  • FIGS. 1 through 8 illustrate various cross sectional views of structures during a first process according to an embodiment.
  • FIG. 1 illustrates two dies 24 with a surrounding molding compound 30 during processing.
  • the dies 24 each comprise a pad 26 , such as an aluminum pad, and a passivation layer 28 over a top surface of the die 24 .
  • the dies 24 may be, for example, a logic integrated circuit, a memory die, an analog die, or any other die.
  • the dies 24 may comprise a semiconductor substrate, such as a bulk semiconductor substrate, semiconductor-on-insulator substrate, or the like, on which active devices, such as transistors, and/or passive devices, such as capacitors, inductors, or the like, are formed according to semiconductor processes.
  • Metallization layers may be on the semiconductor substrate and may comprise interconnect structures to electrically couple devices together and/or to a pad 26 .
  • the dies 24 are formed as part of a wafer.
  • a sacrificial layer which may comprise a dry film or a wet film formed by coating, laminating, printing, or the like, is formed over the passivation layer 28 and pad 26 of each die 24 of the wafer.
  • the sacrificial layer can be cured by ultraviolet (UV) radiation, an oven process, or the like.
  • UV ultraviolet
  • the dies 24 are placed on a carrier substrate 20 using, for example, a pick-and-place tool, and the dies 24 are adhered to the carrier substrate 20 by a die attach film 22 , such as any suitable adhesive, such as UV glue (which loses its adhesive property when exposed to UV lights), or film on wire (FOW) materials.
  • a die attach film 22 such as any suitable adhesive, such as UV glue (which loses its adhesive property when exposed to UV lights), or film on wire (FOW) materials.
  • a molding compound 30 is formed at least laterally encapsulating the dies 24 .
  • the molding compound 30 may be formed using compression molding, lamination, or the like.
  • the molding compound 30 may be an epoxy-based complex or the like.
  • the molding compound 30 may be cured using, for example, a thermal process at a temperature between about 120° C. and about 330° C.
  • the molding compound 30 may undergo a grinding process to expose the sacrificial layer over the dies 24 .
  • the sacrificial layer may be removed using a solvent, chemicals, or the like.
  • a wet etch selective to the sacrificial layer such as a dilute KOH solution that is, for example, about 3% to about 5% KOH, is used to remove the sacrificial layer.
  • the structure illustrated in FIG. 1 may be formed.
  • a first dielectric layer 32 is formed over the passivation layers 28 and pads 26 of the dies 24 and over the molding compound 30 .
  • the first dielectric layer 32 may comprise a polybenzoxazole (PBO), polyimide, benzocyclobutene (BCB), the like, or a combination thereof.
  • PBO polybenzoxazole
  • BCB benzocyclobutene
  • the first dielectric layer 32 can be deposited by a spin coating process, laminating process, the like, or a combination thereof.
  • a first conductive layer 34 is formed on the first dielectric layer 32 .
  • the first conductive layer 34 comprises various traces.
  • the inset 35 is a plan view and illustrates a trace 37 connected to a via connecting portion 36 formed directly over a respective pad 26 .
  • the via connecting portion 36 has an opening with a width 38 .
  • the via connecting portion 36 is illustrated as a ring or ring-like shape, and in other embodiments, the opening in the via connecting portion 36 may be a rectangular or square-like shape, a triangular shape, a hexagonal shape, an octagonal shape, or the like.
  • the via connecting portion 36 is illustrated as an enclosed shape, and in other embodiments, the via connecting portion 36 may be broken or disconnected.
  • the first conductive layer 34 in an example comprises a metal such as copper, titanium, the like, or a combination thereof, formed by a plating process, such as electroless plating, electroplating, or the like.
  • a seed layer is deposited over the first dielectric layer 32 .
  • the seed layer can be copper, titanium, a combination of copper and titanium (Ti/Cu), the like, or a combination thereof deposited by atomic layer deposition (ALD), sputtering, another physical vapor deposition (PVD) process, or the like.
  • a photoresist is deposited and patterned exposing the pattern for the first conductive layer 34 that is desired, such as by an acceptable photolithography technique.
  • a conductive material such as copper, aluminum, the like, or a combination thereof, is deposited on the seed layer by electroless plating, electroplating, or the like.
  • the photoresist is removed, such as an appropriate photoresist stripping process. Remaining exposed seed layer portions are removed, such as by a wet or dry etch.
  • a second dielectric layer 40 is formed over the first dielectric layer 32 and the first conductive layer 34 .
  • the second dielectric layer 40 may comprise a PBO, polyimide, BCB, the like, or a combination thereof.
  • the second dielectric layer 40 can be deposited by a spin coating process, laminating process, the like, or a combination thereof.
  • openings 42 are formed through the second dielectric layer 40 to the first dielectric layer 32 and/or the first conductive layer 34 , such as to via connecting portions 36 , using an acceptable photolithography technique, such as including exposing to light the portions of the second dielectric layer 40 where the openings 45 are to be formed.
  • openings 44 are formed through the first dielectric layer 32 to the pads 26 .
  • the openings 44 are formed using an etching process.
  • the etching can be anisotropic and can include a reactive ion etching (RIE), a capacitive coupled plasma (CCP) etching, an inductive coupled plasma (ICP), the like, or a combination thereof.
  • RIE reactive ion etching
  • CCP capacitive coupled plasma
  • ICP inductive coupled plasma
  • other acceptable methods may be used, such as laser drilling.
  • the first conductive layer 34 such as the via connecting portion 36 may act as a mask during the removing the first dielectric layer 32 to form the openings 44 .
  • a second conductive layer 46 is formed on the second dielectric layer 40 and in the openings 44 .
  • the second conductive layer 46 comprises various traces and/or bond pads for balls.
  • the second conductive layer 46 in an example comprises a metal such as copper, titanium, the like, or a combination thereof, formed by a plating process, such as electroless plating, electroplating, or the like.
  • a seed layer is deposited over the second dielectric layer 40 and in the openings 44 .
  • the seed layer can be copper, titanium, a combination of copper and titanium (Ti/Cu), the like, or a combination thereof deposited by ALD, sputtering, another PVD process, or the like.
  • a photoresist is deposited and patterned exposing the pattern for the second conductive layer 46 that is desired, such as by an acceptable photolithography technique.
  • a conductive material such as copper, aluminum, the like, or a combination thereof, is deposited on the seed layer by electroless plating, electroplating, or the like.
  • the photoresist is removed, such as an appropriate photoresist stripping process. Remaining exposed seed layer portions are removed, such as by a wet or dry etch. Vias are formed in the openings 44 that connect a respective pad 26 , via connecting portion 36 of the first conductive layer 34 , and a portion of the second conductive layer 46 .
  • a ball 48 is formed on a bond pad of the second conductive layer 46 .
  • the ball 48 may comprise solder, such as lead-free solder, and may be formed using an acceptable ball drop process.
  • a bracing material 50 may be formed over the second conductive layer 46 and the second dielectric layer 40 and around a portion of the ball 48 .
  • the bracing material 50 may comprise a molding compound or the like that provides structural support.
  • FIGS. 9 and 10 illustrate various cross sectional views of structures during a second process according to an embodiment.
  • the second process proceeds through FIGS. 1 through 4 as discussed above.
  • a mask layer 60 having openings 62 is formed over the second dielectric layer 40 .
  • the mask layer 60 may comprise silicon nitride, silicon oxynitride, a photosensitive film (a dry film or a wet film), the like, or a combination thereof, and may be formed using a chemical vapor deposition (CVD), coating, laminating, the like, or a combination thereof.
  • the openings 62 can be formed using an acceptable photolithography and etching process, such as using RIE, CCP, ICP, the like, or a combination thereof.
  • the second dielectric layer 40 may be formed with an initial thickness less than that in the first process because, for example, the mask layer 60 may prevent a loss of thickness of the second dielectric layer 40 when forming the openings 64 as compared to the formations of openings 44 in FIG. 6 .
  • openings 64 are formed through the second dielectric layer 40 and the first dielectric layer 32 to the pads 26 using the mask layer 60 .
  • the openings 64 are formed using an etching process through the second dielectric layer 40 and the first dielectric layer 32 .
  • the etching can be anisotropic and can include RIE, CCP, ICP, the like, or a combination thereof. In other examples, other acceptable methods may be used, such as laser drilling.
  • the first conductive layer 34 such as the via connecting portion 36 may act as a mask during the removing the first dielectric layer 32 to form the openings 64 .
  • the mask layer 60 may be removed after forming the openings 64 , such as by using an etch that is selective to the mask layer 60 .
  • the second process then continues through FIGS. 7 and 8 as discussed above.
  • the carrier substrate 20 may be removed, such as by exposing the die attach film 22 to a solvent or UV light.
  • a package may comprise a structure as illustrated in FIG. 8 without the carrier substrate 20 and the die attach film 22 .
  • FIG. 11 illustrates an expanded view of a via formed according to the processes discussed above.
  • the first conductive layer 34 includes a first seed layer 70 and a first main layer 72
  • the second conductive layer 46 includes a second seed layer 74 and a second main layer 76 .
  • the first conductive layer 34 which includes the via connecting portion 36 , extends along a top surface of the first dielectric layer 32 and does not extend along sidewalls of the first dielectric layer 32 .
  • the second conductive layer 46 extends along a top surface of the second dielectric layer 40 , adjoins sidewalls of the second dielectric layer 40 , the first conductive layer 34 (e.g., the via connecting portion 36 ), and the first dielectric layer 32 , and adjoins a top surface of the pad 26 .
  • the bracing material 50 may fill any unfilled portion of the via, for example, as shown in FIG. 11 .
  • Embodiments may achieve advantages. For example, by having a via formed with only one conductive layer along sidewalls of an opening, an aspect ratio of the via may be decreased. This may decrease an opening size of the via. Thus, a pad on the die may be smaller. Additionally, costs may be reduced using some embodiments.
  • An embodiment is a structure comprising a die having a pad on a surface and an encapsulant at least laterally encapsulating the die. The pad is exposed through the encapsulant.
  • the structure further includes a first dielectric layer over the encapsulant and the die, a first conductive pattern over the first dielectric layer, and a second dielectric layer over the first conductive pattern and the first dielectric layer.
  • the first dielectric layer and the second dielectric layer have a first opening to the pad of the die.
  • the structure further includes a second conductive pattern over the second dielectric layer and in the first opening. The second conductive pattern adjoins a sidewall of the first dielectric layer in the first opening and a sidewall of the second dielectric layer in the first opening.
  • the package comprises a die comprising a pad, an encapsulant around the die, and a dielectric multi-layer structure over the die and the encapsulant.
  • the dielectric multi-layer structure comprises a first conductive pattern in the dielectric multi-layer structure and a second conductive pattern on the dielectric multi-layer structure.
  • a first opening is defined through the dielectric multi-layer structure to the pad. At least a portion of the first conductive pattern defines at least a portion of the first opening. At least a portion of the second conductive pattern is in the first opening and adjoins sidewalls of the dielectric multi-layer structure. The first conductive pattern does not extend along the sidewalls of the dielectric multi-layer structure in the first opening.
  • a further embodiment is a method comprising encapsulating a die with an encapsulant, a pad of the die being exposed through the encapsulant; forming a first dielectric layer over the encapsulant and the die; forming a first conductive pattern over the first dielectric layer; forming a second dielectric layer over the first conductive pattern and the first dielectric layer; after forming the first conductive pattern and the second dielectric layer, forming an opening through the second dielectric layer and the first dielectric layer to the pad; and forming a second conductive pattern over the second dielectric layer and in the opening.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

An embodiment is a structure comprising a die having a pad on a surface and an encapsulant at least laterally encapsulating the die. The pad is exposed through the encapsulant. The structure further includes a first dielectric layer over the encapsulant and the die, a first conductive pattern over the first dielectric layer, and a second dielectric layer over the first conductive pattern and the first dielectric layer. The first dielectric layer and the second dielectric layer have a first opening to the pad of the die. The structure further includes a second conductive pattern over the second dielectric layer and in the first opening. The second conductive pattern adjoins a sidewall of the first dielectric layer in the first opening and a sidewall of the second dielectric layer in the first opening.

Description

BACKGROUND
Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment, as examples. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Dozens or hundreds of integrated circuits are typically manufactured on a single semiconductor wafer. The individual dies are singulated by sawing the integrated circuits along a scribe line. The individual dies are then packaged separately, in multi-chip modules, or in other types of packaging, for example.
The semiconductor industry continues to improve the integration density of various electronic components (e.g., transistors, diodes, resistors, capacitors, etc.) by continual reductions in minimum feature size, which allow more components to be integrated into a given area. These smaller electronic components such as integrated circuit dies may also require smaller packages that utilize less area than packages of the past, in some applications.
BRIEF DESCRIPTION OF THE DRAWINGS
For a more complete understanding of the present embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
FIGS. 1 through 8 are various cross sectional views of structures during a first process according to an embodiment;
FIGS. 9 and 10 are various cross sectional views of structures during a second process according to an embodiment; and
FIG. 11 is an expanded view of a via according to an embodiment.
 DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
The making and using of the present embodiments are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the disclosed subject matter, and do not limit the scope of the different embodiments.
Embodiments will be described with respect to a specific context, namely a fan-out package structure. Other embodiments may also be applied, however, to other package structures. Figures and discussion below illustrate simplified structures so as to not obscure various features and to omit redundant features that would be apparent to a person of ordinary skill in the art. Like reference numbers in the figures refer to like components. Although method embodiments may be described as being performed in a particular order, other embodiments may be performed in any logical order.
FIGS. 1 through 8 illustrate various cross sectional views of structures during a first process according to an embodiment. FIG. 1 illustrates two dies 24 with a surrounding molding compound 30 during processing. The dies 24 each comprise a pad 26, such as an aluminum pad, and a passivation layer 28 over a top surface of the die 24. The dies 24 may be, for example, a logic integrated circuit, a memory die, an analog die, or any other die. The dies 24 may comprise a semiconductor substrate, such as a bulk semiconductor substrate, semiconductor-on-insulator substrate, or the like, on which active devices, such as transistors, and/or passive devices, such as capacitors, inductors, or the like, are formed according to semiconductor processes. Metallization layers may be on the semiconductor substrate and may comprise interconnect structures to electrically couple devices together and/or to a pad 26.
In an example, the dies 24 are formed as part of a wafer. A sacrificial layer, which may comprise a dry film or a wet film formed by coating, laminating, printing, or the like, is formed over the passivation layer 28 and pad 26 of each die 24 of the wafer. The sacrificial layer can be cured by ultraviolet (UV) radiation, an oven process, or the like. The wafer is then singulated to form individual dies 24. The dies 24 are placed on a carrier substrate 20 using, for example, a pick-and-place tool, and the dies 24 are adhered to the carrier substrate 20 by a die attach film 22, such as any suitable adhesive, such as UV glue (which loses its adhesive property when exposed to UV lights), or film on wire (FOW) materials.
A molding compound 30 is formed at least laterally encapsulating the dies 24. The molding compound 30 may be formed using compression molding, lamination, or the like. The molding compound 30 may be an epoxy-based complex or the like. The molding compound 30 may be cured using, for example, a thermal process at a temperature between about 120° C. and about 330° C. The molding compound 30 may undergo a grinding process to expose the sacrificial layer over the dies 24. The sacrificial layer may be removed using a solvent, chemicals, or the like. In an example, a wet etch selective to the sacrificial layer, such as a dilute KOH solution that is, for example, about 3% to about 5% KOH, is used to remove the sacrificial layer. Thus, the structure illustrated in FIG. 1 may be formed.
In FIG. 2, a first dielectric layer 32 is formed over the passivation layers 28 and pads 26 of the dies 24 and over the molding compound 30. The first dielectric layer 32 may comprise a polybenzoxazole (PBO), polyimide, benzocyclobutene (BCB), the like, or a combination thereof. The first dielectric layer 32 can be deposited by a spin coating process, laminating process, the like, or a combination thereof.
In FIG. 3, a first conductive layer 34 is formed on the first dielectric layer 32. The first conductive layer 34 comprises various traces. The inset 35 is a plan view and illustrates a trace 37 connected to a via connecting portion 36 formed directly over a respective pad 26. The via connecting portion 36 has an opening with a width 38. The via connecting portion 36 is illustrated as a ring or ring-like shape, and in other embodiments, the opening in the via connecting portion 36 may be a rectangular or square-like shape, a triangular shape, a hexagonal shape, an octagonal shape, or the like. Also, the via connecting portion 36 is illustrated as an enclosed shape, and in other embodiments, the via connecting portion 36 may be broken or disconnected.
The first conductive layer 34 in an example comprises a metal such as copper, titanium, the like, or a combination thereof, formed by a plating process, such as electroless plating, electroplating, or the like. For example, a seed layer is deposited over the first dielectric layer 32. The seed layer can be copper, titanium, a combination of copper and titanium (Ti/Cu), the like, or a combination thereof deposited by atomic layer deposition (ALD), sputtering, another physical vapor deposition (PVD) process, or the like. A photoresist is deposited and patterned exposing the pattern for the first conductive layer 34 that is desired, such as by an acceptable photolithography technique. A conductive material, such as copper, aluminum, the like, or a combination thereof, is deposited on the seed layer by electroless plating, electroplating, or the like. The photoresist is removed, such as an appropriate photoresist stripping process. Remaining exposed seed layer portions are removed, such as by a wet or dry etch.
In FIG. 4, a second dielectric layer 40 is formed over the first dielectric layer 32 and the first conductive layer 34. The second dielectric layer 40 may comprise a PBO, polyimide, BCB, the like, or a combination thereof. The second dielectric layer 40 can be deposited by a spin coating process, laminating process, the like, or a combination thereof.
In FIG. 5, openings 42 are formed through the second dielectric layer 40 to the first dielectric layer 32 and/or the first conductive layer 34, such as to via connecting portions 36, using an acceptable photolithography technique, such as including exposing to light the portions of the second dielectric layer 40 where the openings 45 are to be formed.
In FIG. 6, openings 44 are formed through the first dielectric layer 32 to the pads 26. In an example, the openings 44 are formed using an etching process. The etching can be anisotropic and can include a reactive ion etching (RIE), a capacitive coupled plasma (CCP) etching, an inductive coupled plasma (ICP), the like, or a combination thereof. In other examples, other acceptable methods may be used, such as laser drilling. The first conductive layer 34, such as the via connecting portion 36 may act as a mask during the removing the first dielectric layer 32 to form the openings 44.
In FIG. 7, a second conductive layer 46 is formed on the second dielectric layer 40 and in the openings 44. The second conductive layer 46 comprises various traces and/or bond pads for balls. The second conductive layer 46 in an example comprises a metal such as copper, titanium, the like, or a combination thereof, formed by a plating process, such as electroless plating, electroplating, or the like. For example, a seed layer is deposited over the second dielectric layer 40 and in the openings 44. The seed layer can be copper, titanium, a combination of copper and titanium (Ti/Cu), the like, or a combination thereof deposited by ALD, sputtering, another PVD process, or the like. A photoresist is deposited and patterned exposing the pattern for the second conductive layer 46 that is desired, such as by an acceptable photolithography technique. A conductive material, such as copper, aluminum, the like, or a combination thereof, is deposited on the seed layer by electroless plating, electroplating, or the like. The photoresist is removed, such as an appropriate photoresist stripping process. Remaining exposed seed layer portions are removed, such as by a wet or dry etch. Vias are formed in the openings 44 that connect a respective pad 26, via connecting portion 36 of the first conductive layer 34, and a portion of the second conductive layer 46.
In FIG. 8, a ball 48 is formed on a bond pad of the second conductive layer 46. The ball 48 may comprise solder, such as lead-free solder, and may be formed using an acceptable ball drop process. A bracing material 50 may be formed over the second conductive layer 46 and the second dielectric layer 40 and around a portion of the ball 48. The bracing material 50 may comprise a molding compound or the like that provides structural support.
FIGS. 9 and 10 illustrate various cross sectional views of structures during a second process according to an embodiment. The second process proceeds through FIGS. 1 through 4 as discussed above. In FIG. 9, a mask layer 60 having openings 62 is formed over the second dielectric layer 40. The mask layer 60 may comprise silicon nitride, silicon oxynitride, a photosensitive film (a dry film or a wet film), the like, or a combination thereof, and may be formed using a chemical vapor deposition (CVD), coating, laminating, the like, or a combination thereof. The openings 62 can be formed using an acceptable photolithography and etching process, such as using RIE, CCP, ICP, the like, or a combination thereof. In this embodiment, the second dielectric layer 40 may be formed with an initial thickness less than that in the first process because, for example, the mask layer 60 may prevent a loss of thickness of the second dielectric layer 40 when forming the openings 64 as compared to the formations of openings 44 in FIG. 6.
In FIG. 10, openings 64 are formed through the second dielectric layer 40 and the first dielectric layer 32 to the pads 26 using the mask layer 60. In an example, the openings 64 are formed using an etching process through the second dielectric layer 40 and the first dielectric layer 32. The etching can be anisotropic and can include RIE, CCP, ICP, the like, or a combination thereof. In other examples, other acceptable methods may be used, such as laser drilling. The first conductive layer 34, such as the via connecting portion 36 may act as a mask during the removing the first dielectric layer 32 to form the openings 64. The mask layer 60 may be removed after forming the openings 64, such as by using an etch that is selective to the mask layer 60. The second process then continues through FIGS. 7 and 8 as discussed above.
In each of the first and second processes, the carrier substrate 20 may be removed, such as by exposing the die attach film 22 to a solvent or UV light. Hence, a package may comprise a structure as illustrated in FIG. 8 without the carrier substrate 20 and the die attach film 22.
FIG. 11 illustrates an expanded view of a via formed according to the processes discussed above. As shown, the first conductive layer 34 includes a first seed layer 70 and a first main layer 72, and the second conductive layer 46 includes a second seed layer 74 and a second main layer 76. The first conductive layer 34, which includes the via connecting portion 36, extends along a top surface of the first dielectric layer 32 and does not extend along sidewalls of the first dielectric layer 32. The second conductive layer 46 extends along a top surface of the second dielectric layer 40, adjoins sidewalls of the second dielectric layer 40, the first conductive layer 34 (e.g., the via connecting portion 36), and the first dielectric layer 32, and adjoins a top surface of the pad 26. The bracing material 50 may fill any unfilled portion of the via, for example, as shown in FIG. 11.
Embodiments may achieve advantages. For example, by having a via formed with only one conductive layer along sidewalls of an opening, an aspect ratio of the via may be decreased. This may decrease an opening size of the via. Thus, a pad on the die may be smaller. Additionally, costs may be reduced using some embodiments.
An embodiment is a structure comprising a die having a pad on a surface and an encapsulant at least laterally encapsulating the die. The pad is exposed through the encapsulant. The structure further includes a first dielectric layer over the encapsulant and the die, a first conductive pattern over the first dielectric layer, and a second dielectric layer over the first conductive pattern and the first dielectric layer. The first dielectric layer and the second dielectric layer have a first opening to the pad of the die. The structure further includes a second conductive pattern over the second dielectric layer and in the first opening. The second conductive pattern adjoins a sidewall of the first dielectric layer in the first opening and a sidewall of the second dielectric layer in the first opening.
Another embodiment is structure comprising a package and an external electrical connector on the package. The package comprises a die comprising a pad, an encapsulant around the die, and a dielectric multi-layer structure over the die and the encapsulant. The dielectric multi-layer structure comprises a first conductive pattern in the dielectric multi-layer structure and a second conductive pattern on the dielectric multi-layer structure. A first opening is defined through the dielectric multi-layer structure to the pad. At least a portion of the first conductive pattern defines at least a portion of the first opening. At least a portion of the second conductive pattern is in the first opening and adjoins sidewalls of the dielectric multi-layer structure. The first conductive pattern does not extend along the sidewalls of the dielectric multi-layer structure in the first opening.
A further embodiment is a method comprising encapsulating a die with an encapsulant, a pad of the die being exposed through the encapsulant; forming a first dielectric layer over the encapsulant and the die; forming a first conductive pattern over the first dielectric layer; forming a second dielectric layer over the first conductive pattern and the first dielectric layer; after forming the first conductive pattern and the second dielectric layer, forming an opening through the second dielectric layer and the first dielectric layer to the pad; and forming a second conductive pattern over the second dielectric layer and in the opening.
Although the present embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims (20)

What is claimed is:
1. A method comprising:
encapsulating a die with an encapsulant, a pad of the die being exposed through the encapsulant;
forming a first dielectric layer over the encapsulant and the die;
forming a first conductive pattern over the first dielectric layer;
forming a second dielectric layer over the first conductive pattern and the first dielectric layer;
after forming the first conductive pattern and the second dielectric layer, forming an opening through the second dielectric layer and the first dielectric layer to the pad; and
forming a second conductive pattern over the second dielectric layer and in the opening.
2. The method of claim 1, wherein the first conductive pattern comprises a connecting portion, the connecting portion being used as a mask when forming the opening through the first dielectric layer.
3. The method of claim 1, wherein the first conductive pattern comprises a connecting portion, the connecting portion comprises a ring.
4. The method of claim 1 wherein the forming the opening comprises:
lithographically patterning the second dielectric layer; and
etching the first dielectric layer.
5. The method of claim 1, wherein the forming the opening comprises:
forming a mask over the second dielectric layer; and
etching the second dielectric layer and the first dielectric layer.
6. The method of claim 1, wherein the second conductive pattern in the opening adjoins sidewalls of the first dielectric layer and the second dielectric layer.
7. The method of claim 1 further comprising:
forming an external electrical connector electrically coupled to the second conductive pattern; and
forming a bracing material over the second dielectric layer and the second conductive pattern and around at least a portion of the external electrical connector.
8. A method comprising:
forming an encapsulant at least laterally around a die;
forming a first dielectric layer on the encapsulant and the die;
forming a first conductive pattern on the first dielectric layer, a first opening being through the first conductive pattern;
forming a second dielectric layer on the first conductive pattern and the first dielectric layer;
forming a second opening through the second dielectric layer, the first dielectric layer, and the first opening; and
forming a second conductive pattern on the second dielectric layer and in the second opening, the second conductive pattern contacting a sidewall of the first opening of the first conductive pattern.
9. The method of claim 8, wherein a conductive pad is on the die, the second opening being formed to the conductive pad.
10. The method of claim 8, wherein the first opening has a circular shape.
11. The method of claim 8, wherein the first conductive pattern is continuous laterally around the first opening.
12. The method of claim 8, wherein the first conductive pattern is discontinuous laterally around the first opening.
13. The method of claim 8, wherein the forming the second opening comprises:
lithographically patterning the second dielectric layer; and
etching the first dielectric layer using the first conductive pattern as a mask.
14. The method of claim 8, wherein the forming the second opening comprises:
forming a mask on the second dielectric layer; and
etching the second dielectric layer and the first dielectric layer.
15. A method comprising:
encapsulating a die with an encapsulant, the die having a conductive pad;
forming an interconnect structure on the die and the encapsulant, the interconnect structure being electrically coupled to the conductive pad, the forming the interconnect structure comprising:
forming a first dielectric layer,
forming a first conductive pattern on the first dielectric layer, the first conductive pattern having a connecting portion,
forming a second dielectric layer on the first conductive pattern and the first dielectric layer,
forming an opening through the second dielectric layer, the connecting portion, and the first dielectric layer to a conductive feature, and
forming a second conductive pattern on the second dielectric layer and in the opening, the second conductive pattern contacting respective sidewalls of the second dielectric layer, the connecting portion, and the first dielectric layer defining the opening and contacting the conductive feature; and
forming an external electrical connector on the interconnect structure.
16. The method of claim 15, wherein the conductive feature is the conductive pad of the die.
17. The method of claim 15, wherein the connecting portion is continuous laterally around the opening.
18. The method of claim 15, wherein the connecting portion is discontinuous laterally around the opening.
19. The method of claim 15, wherein the forming the opening comprises:
lithographically patterning the second dielectric layer; and
etching the first dielectric layer using the connecting portion as a mask.
20. The method of claim 15, wherein the forming the opening comprises:
forming a mask on the second dielectric layer; and
etching the second dielectric layer and the first dielectric layer.
US14/081,853 2013-11-15 2013-11-15 Fan out package structure and methods of forming Active 2034-04-02 US9209045B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US14/081,853 US9209045B2 (en) 2013-11-15 2013-11-15 Fan out package structure and methods of forming
CN201410032176.5A CN104659019B (en) 2013-11-15 2014-01-23 It is fanned out to formula encapsulating structure and forming method thereof
TW103115921A TWI511240B (en) 2013-11-15 2014-05-05 Package structure and methods of forming
US14/961,183 US9472516B2 (en) 2013-11-15 2015-12-07 Fan out package structure and methods of forming

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/081,853 US9209045B2 (en) 2013-11-15 2013-11-15 Fan out package structure and methods of forming

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/961,183 Division US9472516B2 (en) 2013-11-15 2015-12-07 Fan out package structure and methods of forming

Publications (2)

Publication Number Publication Date
US20150137379A1 US20150137379A1 (en) 2015-05-21
US9209045B2 true US9209045B2 (en) 2015-12-08

Family

ID=53172488

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/081,853 Active 2034-04-02 US9209045B2 (en) 2013-11-15 2013-11-15 Fan out package structure and methods of forming
US14/961,183 Active US9472516B2 (en) 2013-11-15 2015-12-07 Fan out package structure and methods of forming

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/961,183 Active US9472516B2 (en) 2013-11-15 2015-12-07 Fan out package structure and methods of forming

Country Status (3)

Country Link
US (2) US9209045B2 (en)
CN (1) CN104659019B (en)
TW (1) TWI511240B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160064344A1 (en) * 2014-08-28 2016-03-03 Renesas Electronics Corporation Semiconductor device and its manufacturing method

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170068095A (en) * 2015-12-09 2017-06-19 앰코 테크놀로지 코리아 주식회사 Semiconductor Device And Fabricating Method Thereof
US20230029763A1 (en) * 2021-07-30 2023-02-02 Cree, Inc. Interconnect metal openings through dielectric films

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6451681B1 (en) * 1999-10-04 2002-09-17 Motorola, Inc. Method of forming copper interconnection utilizing aluminum capping film
US6727593B2 (en) * 2001-03-01 2004-04-27 Kabushiki Kaisha Toshiba Semiconductor device with improved bonding

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6114763A (en) * 1997-05-30 2000-09-05 Tessera, Inc. Semiconductor package with translator for connection to an external substrate
TWI236113B (en) * 2003-08-28 2005-07-11 Advanced Semiconductor Eng Semiconductor chip package and method for making the same
US7868445B2 (en) * 2007-06-25 2011-01-11 Epic Technologies, Inc. Integrated structures and methods of fabrication thereof with fan-out metallization on a chips-first chip layer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6451681B1 (en) * 1999-10-04 2002-09-17 Motorola, Inc. Method of forming copper interconnection utilizing aluminum capping film
US6727593B2 (en) * 2001-03-01 2004-04-27 Kabushiki Kaisha Toshiba Semiconductor device with improved bonding

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160064344A1 (en) * 2014-08-28 2016-03-03 Renesas Electronics Corporation Semiconductor device and its manufacturing method
US9496232B2 (en) * 2014-08-28 2016-11-15 Renesas Electronics Corporation Semiconductor device and its manufacturing method
US9929120B2 (en) 2014-08-28 2018-03-27 Renesas Electronics Corporation Semiconductor device and its manufacturing method

Also Published As

Publication number Publication date
CN104659019B (en) 2018-02-16
US20160093582A1 (en) 2016-03-31
CN104659019A (en) 2015-05-27
TW201519375A (en) 2015-05-16
US9472516B2 (en) 2016-10-18
TWI511240B (en) 2015-12-01
US20150137379A1 (en) 2015-05-21

Similar Documents

Publication Publication Date Title
US11532577B2 (en) Fan-out package and methods of forming thereof
US11908795B2 (en) Package structures and method of forming the same
US11164829B2 (en) Method of forming contact holes in a fan out package
US9082636B2 (en) Packaging methods and structures for semiconductor devices
US11443957B2 (en) Metal oxide layered structure and methods of forming the same
KR101711278B1 (en) Package with ubm and methods of forming
US9847315B2 (en) Packages, packaging methods, and packaged semiconductor devices
US20240274522A1 (en) Package substrate
US9472516B2 (en) Fan out package structure and methods of forming

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, PU;SHIH, YING-CHING;LU, SZU WEI;AND OTHERS;REEL/FRAME:031720/0845

Effective date: 20131112

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8