US9113555B2 - Apparatus for differential far-end crosstalk reduction - Google Patents

Apparatus for differential far-end crosstalk reduction Download PDF

Info

Publication number
US9113555B2
US9113555B2 US13/725,556 US201213725556A US9113555B2 US 9113555 B2 US9113555 B2 US 9113555B2 US 201213725556 A US201213725556 A US 201213725556A US 9113555 B2 US9113555 B2 US 9113555B2
Authority
US
United States
Prior art keywords
contact
vertical conductor
crosstalk
channel
pair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/725,556
Other versions
US20140179162A1 (en
Inventor
Raul Enriquez Shibayama
Xiaoning Ye
Kai Xiao
Benjamin Lopez Garcia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to US13/725,556 priority Critical patent/US9113555B2/en
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: XIAO, KAI, GARCIA, BENJAMIN LOPEZ, SHIBAYAMA, RAUL ENRIQUEZ, YE, XIAONING
Priority to TW102142978A priority patent/TWI587754B/en
Priority to PCT/US2013/075408 priority patent/WO2014099793A1/en
Priority to CN201380061010.XA priority patent/CN104838487B/en
Publication of US20140179162A1 publication Critical patent/US20140179162A1/en
Application granted granted Critical
Publication of US9113555B2 publication Critical patent/US9113555B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0228Compensation of cross-talk by a mutually correlated lay-out of printed circuit traces, e.g. for compensation of cross-talk in mounted connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0237High frequency adaptations
    • H05K1/0245Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0237High frequency adaptations
    • H05K1/025Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
    • H05K1/0251Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance related to vias or transitions between vias and transmission lines
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/16Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/162Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09636Details of adjacent, not connected vias
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base

Definitions

  • This disclosure relates generally to techniques for reducing far-end crosstalk in differential signaling. Specifically, this disclosure relates to reducing differential far-end crosstalk by introducing extra crosstalk of opposite polarity from neighboring channels.
  • Computing devices may include a motherboard such as a printed circuit board (PCB).
  • the motherboard may hold various components of the computing device such as a central processing unit (CPU) and memory, and may provide connections for other peripheral components.
  • the CPU may be coupled to the motherboard via a packaging technology such as a land grid array (LGA), a pin grid array (PGA), and the like.
  • LGA is packaging for integrated circuits that is notable for having the pins on a socket rather than an integrated circuit that may be present in other packaging, such as in a PGA.
  • crosstalk is generated within the packaging. Crosstalk creates distortion in channels and in signals communicated through the channels.
  • FIG. 1 is a block diagram showing a printed circuit board and a package to receive electronic components.
  • FIG. 2 is a perspective view showing a portion of the package including a first contact and a second contact.
  • FIG. 3 is a side view showing a portion of the package including the capacitive coupler between the first contact and the second contact.
  • FIG. 4 is a top view showing a capacitive coupler between the first and second contact via a third contact.
  • FIG. 5 is a block diagram showing a method of manufacturing a printed circuit board to reduce crosstalk between contacts.
  • a channel is a pair of conductors that form a differential signal pair.
  • a first channel may be adjacent to a second channel in a package configured to couple components to a printed circuit board (PCB).
  • the first channel and the second channel may experience crosstalk generated between them at vertical conductors within the package.
  • the crosstalk may create signal noise in either the first channel or the second channel.
  • the crosstalk may be reduced by forming a capacitive coupler from a first contact of the first channel to a second contact at the second channel.
  • the first contact may be configured to communicate a signal having a first polarity and the second contact may be configured to communicate a signal having a second polarity.
  • the capacitive coupler may enable a reduction or cancellation of crosstalk due to the inverse polarity of the signals associated with the first and second contact, respectively.
  • FIG. 1 is a block diagram showing a printed circuit board 100 (PCB) and a package 102 to receive electronic components.
  • the package 102 may be a surface mount package configured to receive an electronic component and electrically couple the electronic component to the PCB 100 .
  • the package 102 may be communicatively coupled to the PCB 100 via conductive elements indicated by the dashed circle 104 .
  • the conductive elements 104 may include any suitable object for communicating electrical signals with the PCB 100 .
  • the package 102 may be configured to receive an electrical component such as a microchip, a processor, and the like.
  • FIG. 2 is a perspective view showing a portion of the package 102 including a first contact 202 and a second contact 204 .
  • the first contact 202 may be coupled to a first vertical conductor 206 .
  • the second contact 204 may be coupled to a second vertical conductor 208 .
  • the first contact 202 may be associated with a first channel, and the second contact 204 may be associated with a second channel.
  • a “channel,” as referred to herein, is a differential pair of signals.
  • the first contact 202 may be one contact of a first pair of contacts, indicated by the dashed circle 210 , to communicate differential signals with respect to each other.
  • the second contact 204 may be one contact of a second pair of contacts, indicated by the dashed circle 212 , to communicate differential signals with respect to each other.
  • each of the first pair of contacts 210 and the second pair of contacts 212 may be a differential pairs of contacts.
  • the first pair of contacts 210 may be associated with channel “A” configured to communicate data signals A ⁇ and A+.
  • the second pair of contacts 212 may be associated with channel “B” configured to communicate data signals B ⁇ and B+.
  • Crosstalk may be generated between the first channel and the second channel.
  • the crosstalk may be generated based on the proximity of the first vertical conductor 206 to the second vertical conductor 208 .
  • the crosstalk is generated between the first vertical conductor 206 and the second vertical conductor 208 based on the proximity of the first vertical conductor 206 to the second vertical conductor 208 .
  • the capacitive coupler 200 disposed between the first contact 202 and the second contact 204 .
  • the capacitive coupler 200 may be configured to cancel crosstalk generated between the first vertical conductor 206 and the second vertical conductor 208 by introducing crosstalk having an opposite polarity as the crosstalk generated.
  • the first vertical conductor 206 generates an unwanted crosstalk “A”, as indicated by the dashed square 209 , with a first polarity, such as positive polarity.
  • the capacitive coupler 200 may introduce the signal “B”, as indicated by the dashed square 211 , having a second polarity that is opposite polarity from the first polarity, such as a negative polarity, at the second contact 204 .
  • the introduction of a crosstalk having an opposite polarity at to the second contact 204 may reduce the unwanted crosstalk generated between the first vertical conductor 206 and the second vertical conductor 208 .
  • FIG. 3 is a side view showing a portion of the package 102 including the capacitive coupler 200 between the first contact 202 and the second contact 204 .
  • the capacitive coupler 200 may include a conductive plate 301 disposed above the second contact 204 to form a parallel-plate capacitor, as indicated by the dashed line 302 , with the second contact 204 .
  • a dielectric material may be included in between the conductive plate 301 and the second contact 204 .
  • crosstalk is generated between the vertical conductors 206 , 208 .
  • the crosstalk is provided from the first vertical conductor 206 to the second vertical conductor 208 , and vice versa.
  • the capacitive coupler 200 may be configured to introduce crosstalk to reduce or cancel the crosstalk generated between the vertical conductors 206 , 208 .
  • crosstalk of the first channel in the first polarity may reduce or cancel the crosstalk of the second channel having a second polarity that is opposite of the first polarity.
  • the package 102 may include interconnects 308 , 310 composed of any suitable conductive material.
  • the interconnects 308 , 310 may be configured to provide signals to additional contacts within the package 102 .
  • the interconnects 308 , 310 may be configured to be communicatively coupled to an electronic component (not shown) such as a microchip, processor, or the like.
  • FIG. 4 is a top view showing a capacitive coupler 200 between the first contact 202 and the second contact 204 .
  • the vertical conductor 206 discussed in reference to FIG. 3 above, of the first pair of contacts 210 may introduce a crosstalk.
  • the crosstalk may have the same polarity as a signal associated with an adjacent contact 205 .
  • the second contact 204 is not adjacent to the first contact 202 as illustrated in FIG. 3 .
  • the capacitance coupler 200 of the first contact 202 is coupled to the second contact 204 by routing the capacitance coupler 200 over a third contact 402 of the first pair of contacts 210 .
  • a capacitance coupler 201 of the second contact 402 of the first pair of contacts 210 is coupled to the adjacent contact 205 instead of the third contact 204 .
  • FIG. 5 is a block diagram showing a method 500 of manufacturing a printed circuit board to reduce crosstalk between contacts.
  • the method 500 may include forming, at block 502 , a first contact over a first vertical conductor.
  • the method 500 may include forming, at block 504 , a second contact over a second vertical conductor.
  • the method 500 may include forming, at block 506 a capacitive coupler between the first contact and the second contact, wherein the capacitive coupler is to cancel crosstalk received at the second vertical conductor from the first vertical conductor.
  • the first contact and the second contact may be associated with opposite polarities with respect to each other.
  • the first contact may be associated with a first polarity and the second contact may be associated with a second polarity that is opposite to the first polarity.
  • the capacitive coupler is formed to create a conductive coupling to the first contact and a capacitive coupling to the second contact.
  • the capacitive coupler may include a conductive plate disposed above the second contact to form a parallel-plate capacitor.
  • the capacitive coupler may introduce crosstalk between the first and second contacts that may reduce or cancel crosstalk between the first vertical conductor and the second vertical conductor.
  • the method 500 may include forming a third contact over the first vertical conductor.
  • first contact and the third contact are associated with a first channel.
  • the first and third contact may be configured to communicate differential signals with respect to each other.
  • the method 500 may include forming a route over the third contact, when the first and the second contact are not adjacent to each other.
  • the method 500 may include forming a fourth contact over the second vertical conductor wherein the second contact and fourth contact are associated with a second channel.
  • the second and fourth contact may be configured to communicate differential signals with respect to each other.
  • An embodiment is an implementation or example.
  • Reference in the specification to “an embodiment,” “one embodiment,” “some embodiments,” “various embodiments,” or “other embodiments” means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments, of the present techniques.
  • the various appearances of “an embodiment,” “one embodiment,” or “some embodiments” are not necessarily all referring to the same embodiments.
  • the elements in some cases may each have a same reference number or a different reference number to suggest that the elements represented could be different and/or similar.
  • an element may be flexible enough to have different implementations and work with some or all of the systems shown or described herein.
  • the various elements shown in the figures may be the same or different. Which one is referred to as a first element and which is called a second element is arbitrary.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)
  • Manufacturing & Machinery (AREA)

Abstract

A method of reducing crosstalk. The method may include forming a first contact over a first vertical conductor. The method may include forming a second contact over a second vertical conductor. The method may include forming a capacitive coupler between the first contact and the second contact, wherein the capacitive coupler is to cancel crosstalk received at the second vertical conductor from the first vertical conductor.

Description

TECHNICAL FIELD
This disclosure relates generally to techniques for reducing far-end crosstalk in differential signaling. Specifically, this disclosure relates to reducing differential far-end crosstalk by introducing extra crosstalk of opposite polarity from neighboring channels.
BACKGROUND ART
Computing devices may include a motherboard such as a printed circuit board (PCB). The motherboard may hold various components of the computing device such as a central processing unit (CPU) and memory, and may provide connections for other peripheral components. The CPU may be coupled to the motherboard via a packaging technology such as a land grid array (LGA), a pin grid array (PGA), and the like. A LGA is packaging for integrated circuits that is notable for having the pins on a socket rather than an integrated circuit that may be present in other packaging, such as in a PGA. In many packaging technologies, crosstalk is generated within the packaging. Crosstalk creates distortion in channels and in signals communicated through the channels.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram showing a printed circuit board and a package to receive electronic components.
FIG. 2 is a perspective view showing a portion of the package including a first contact and a second contact.
FIG. 3 is a side view showing a portion of the package including the capacitive coupler between the first contact and the second contact.
FIG. 4 is a top view showing a capacitive coupler between the first and second contact via a third contact.
FIG. 5 is a block diagram showing a method of manufacturing a printed circuit board to reduce crosstalk between contacts.
The same numbers are used throughout the disclosure and the figures to reference like components and features. Numbers in the 100 series refer to features originally found in FIG. 1; numbers in the 200 series refer to features originally found in FIG. 2; and so on.
DESCRIPTION OF THE EMBODIMENTS
The present disclosure relates generally to techniques for reducing crosstalk between channels. A channel is a pair of conductors that form a differential signal pair. A first channel may be adjacent to a second channel in a package configured to couple components to a printed circuit board (PCB). The first channel and the second channel may experience crosstalk generated between them at vertical conductors within the package. The crosstalk may create signal noise in either the first channel or the second channel. The crosstalk may be reduced by forming a capacitive coupler from a first contact of the first channel to a second contact at the second channel. The first contact may be configured to communicate a signal having a first polarity and the second contact may be configured to communicate a signal having a second polarity. The capacitive coupler may enable a reduction or cancellation of crosstalk due to the inverse polarity of the signals associated with the first and second contact, respectively.
FIG. 1 is a block diagram showing a printed circuit board 100 (PCB) and a package 102 to receive electronic components. The package 102 may be a surface mount package configured to receive an electronic component and electrically couple the electronic component to the PCB 100. The package 102 may be communicatively coupled to the PCB 100 via conductive elements indicated by the dashed circle 104. The conductive elements 104 may include any suitable object for communicating electrical signals with the PCB 100. The package 102 may be configured to receive an electrical component such as a microchip, a processor, and the like.
FIG. 2 is a perspective view showing a portion of the package 102 including a first contact 202 and a second contact 204. The first contact 202 may be coupled to a first vertical conductor 206. The second contact 204 may be coupled to a second vertical conductor 208. The first contact 202 may be associated with a first channel, and the second contact 204 may be associated with a second channel.
A “channel,” as referred to herein, is a differential pair of signals. The first contact 202 may be one contact of a first pair of contacts, indicated by the dashed circle 210, to communicate differential signals with respect to each other. The second contact 204 may be one contact of a second pair of contacts, indicated by the dashed circle 212, to communicate differential signals with respect to each other.
In other words, each of the first pair of contacts 210 and the second pair of contacts 212 may be a differential pairs of contacts. For example, the first pair of contacts 210 may be associated with channel “A” configured to communicate data signals A− and A+. Likewise, the second pair of contacts 212 may be associated with channel “B” configured to communicate data signals B− and B+.
Crosstalk may be generated between the first channel and the second channel. The crosstalk may be generated based on the proximity of the first vertical conductor 206 to the second vertical conductor 208. In some embodiments, the crosstalk is generated between the first vertical conductor 206 and the second vertical conductor 208 based on the proximity of the first vertical conductor 206 to the second vertical conductor 208.
The capacitive coupler 200 disposed between the first contact 202 and the second contact 204. The capacitive coupler 200 may be configured to cancel crosstalk generated between the first vertical conductor 206 and the second vertical conductor 208 by introducing crosstalk having an opposite polarity as the crosstalk generated. As illustrated in FIG. 2, the first vertical conductor 206 generates an unwanted crosstalk “A”, as indicated by the dashed square 209, with a first polarity, such as positive polarity. The capacitive coupler 200 may introduce the signal “B”, as indicated by the dashed square 211, having a second polarity that is opposite polarity from the first polarity, such as a negative polarity, at the second contact 204. The introduction of a crosstalk having an opposite polarity at to the second contact 204 may reduce the unwanted crosstalk generated between the first vertical conductor 206 and the second vertical conductor 208.
FIG. 3 is a side view showing a portion of the package 102 including the capacitive coupler 200 between the first contact 202 and the second contact 204. The capacitive coupler 200 may include a conductive plate 301 disposed above the second contact 204 to form a parallel-plate capacitor, as indicated by the dashed line 302, with the second contact 204. In some embodiments, a dielectric material may be included in between the conductive plate 301 and the second contact 204. As indicated by the dashed oval 214, crosstalk is generated between the vertical conductors 206, 208. As indicated by the arrows at 216, the crosstalk is provided from the first vertical conductor 206 to the second vertical conductor 208, and vice versa. The capacitive coupler 200 may be configured to introduce crosstalk to reduce or cancel the crosstalk generated between the vertical conductors 206, 208. By introducing the crosstalk by the capacitive coupler 200, crosstalk of the first channel in the first polarity may reduce or cancel the crosstalk of the second channel having a second polarity that is opposite of the first polarity.
The package 102 may include interconnects 308, 310 composed of any suitable conductive material. The interconnects 308, 310 may be configured to provide signals to additional contacts within the package 102. In some embodiments, the interconnects 308, 310 may be configured to be communicatively coupled to an electronic component (not shown) such as a microchip, processor, or the like.
FIG. 4 is a top view showing a capacitive coupler 200 between the first contact 202 and the second contact 204. In some embodiments, the vertical conductor 206, discussed in reference to FIG. 3 above, of the first pair of contacts 210 may introduce a crosstalk. The crosstalk may have the same polarity as a signal associated with an adjacent contact 205. In this embodiment, the second contact 204 is not adjacent to the first contact 202 as illustrated in FIG. 3. In order to invert the polarity the capacitance coupler 200 of the first contact 202 is coupled to the second contact 204 by routing the capacitance coupler 200 over a third contact 402 of the first pair of contacts 210. Correspondently, a capacitance coupler 201 of the second contact 402 of the first pair of contacts 210 is coupled to the adjacent contact 205 instead of the third contact 204.
FIG. 5 is a block diagram showing a method 500 of manufacturing a printed circuit board to reduce crosstalk between contacts. The method 500 may include forming, at block 502, a first contact over a first vertical conductor. The method 500 may include forming, at block 504, a second contact over a second vertical conductor. The method 500 may include forming, at block 506 a capacitive coupler between the first contact and the second contact, wherein the capacitive coupler is to cancel crosstalk received at the second vertical conductor from the first vertical conductor.
The first contact and the second contact may be associated with opposite polarities with respect to each other. For example, the first contact may be associated with a first polarity and the second contact may be associated with a second polarity that is opposite to the first polarity. The capacitive coupler is formed to create a conductive coupling to the first contact and a capacitive coupling to the second contact. The capacitive coupler may include a conductive plate disposed above the second contact to form a parallel-plate capacitor. The capacitive coupler may introduce crosstalk between the first and second contacts that may reduce or cancel crosstalk between the first vertical conductor and the second vertical conductor.
In some embodiments, the method 500 may include forming a third contact over the first vertical conductor. In this embodiment, first contact and the third contact are associated with a first channel. The first and third contact may be configured to communicate differential signals with respect to each other. In some embodiments, the method 500 may include forming a route over the third contact, when the first and the second contact are not adjacent to each other.
In some embodiments, the method 500 may include forming a fourth contact over the second vertical conductor wherein the second contact and fourth contact are associated with a second channel. In this embodiment, the second and fourth contact may be configured to communicate differential signals with respect to each other.
An embodiment is an implementation or example. Reference in the specification to “an embodiment,” “one embodiment,” “some embodiments,” “various embodiments,” or “other embodiments” means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments, of the present techniques. The various appearances of “an embodiment,” “one embodiment,” or “some embodiments” are not necessarily all referring to the same embodiments.
Not all components, features, structures, characteristics, etc. described and illustrated herein need be included in a particular embodiment or embodiments. If the specification states a component, feature, structure, or characteristic “may”, “might”, “can” or “could” be included, for example, that particular component, feature, structure, or characteristic is not required to be included. If the specification or claim refers to “a” or “an” element, that does not mean there is only one of the element. If the specification or claims refer to “an additional” element, that does not preclude there being more than one of the additional element.
It is to be noted that, although some embodiments have been described in reference to particular implementations, other implementations are possible according to some embodiments. Additionally, the arrangement and/or order of circuit elements or other features illustrated in the drawings and/or described herein need not be arranged in the particular way illustrated and described. Many other arrangements are possible according to some embodiments.
In each system shown in a figure, the elements in some cases may each have a same reference number or a different reference number to suggest that the elements represented could be different and/or similar. However, an element may be flexible enough to have different implementations and work with some or all of the systems shown or described herein. The various elements shown in the figures may be the same or different. Which one is referred to as a first element and which is called a second element is arbitrary.
It is to be understood that specifics in the aforementioned examples may be used anywhere in one or more embodiments. For instance, all optional features of the computing device described above may also be implemented with respect to either of the methods or the computer-readable medium described herein. Furthermore, although flow diagrams and/or state diagrams may have been used herein to describe embodiments, the techniques are not limited to those diagrams or to corresponding descriptions herein. For example, flow need not move through each illustrated box or state or in exactly the same order as illustrated and described herein.
The present techniques are not restricted to the particular details listed herein. Indeed, those skilled in the art having the benefit of this disclosure will appreciate that many other variations from the foregoing description and drawings may be made within the scope of the present techniques. Accordingly, it is the following claims including any amendments thereto that define the scope of the present techniques.

Claims (20)

What is claimed is:
1. An apparatus, comprising:
a first contact coupled to a first vertical conductor;
a second contact coupled to a second vertical conductor; and
a capacitive coupler between the first contact and the second contact, wherein the capacitive coupler is to cancel crosstalk received at the second vertical conductor from the first vertical conductor, wherein the capacitive coupler comprises a conductive plate disposed above the second contact to form a parallel-plate capacitor with the second contact.
2. The apparatus of claim 1, wherein the first contact is associated with a first channel, and wherein the first contact is one contact of a first pair of contacts to communicate differential signals with respect to each other.
3. The apparatus of claim 2, wherein the second contact is associated with a second channel, and wherein the second contact is one contact of a second pair of contacts to communicate differential signals with respect to each other.
4. The apparatus of claim 2, wherein the capacitive coupler is routed over a third contact, wherein the third contact is a member of the first pair of contact.
5. The apparatus of claim 1, wherein the first vertical conductor and the second vertical conductor are associated with a first crosstalk polarity, and the capacitive coupler between the first and second contact is associated with a second crosstalk polarity opposite from the first crosstalk polarity.
6. The apparatus of claim 1, wherein the capacitive coupler is conductively coupled to the first contact, and capacitively coupled to the second contact.
7. A printed circuit board, comprising:
a first contact of a first differential pair of contacts communicatively coupled to a first pair of vertical conductors;
a second contact of a second differential pair of contacts communicatively coupled to a second pair of vertical conductors;
a coupler between the first contact and the second contact to reduce crosstalk between the first differential pair and the second differential pair, wherein the coupler comprises a conductive plate disposed above the second contact to form a parallel-plate capacitor with the second contact.
8. The printed circuit board of claim 7, comprising:
a first vertical conductor of the first pair of vertical conductors communicatively coupled to the first contact and extending into the printed circuit board; and
a second vertical conductor of the second pair of vertical conductors communicatively coupled to the second contact and extending into the printed circuit board, wherein the first vertical conductor and the second vertical conductor enable the crosstalk.
9. The printed circuit board of claim 8, wherein the first vertical conductor and the second vertical conductor are associated with a first crosstalk polarity, and the coupler between the first and second contact is associated with a second crosstalk polarity opposite from the first crosstalk polarity.
10. The printed circuit board of claim 7, wherein the first contact is associated with a first channel and the second contact is associated with a second channel, and wherein the first channel is in a first circuit and second channel is in a second circuit.
11. The printed circuit board of claim 7, wherein the first contact is adjacent to the second contact, and wherein adjacent contacts are configured to communicate signals having a polarity opposite from each other in different channels.
12. A method, comprising:
forming a first contact over a first vertical conductor;
forming a second contact over a second vertical conductor;
forming a capacitive coupler between the first contact and the second contact, wherein the capacitive coupler is to cancel crosstalk received at the second vertical conductor from the first vertical conductor, wherein the capacitive coupler comprises a conductive plate disposed above the second contact to form a parallel-plate capacitor with the second contact.
13. The method of claim 12, the method comprising forming a third contact over a third vertical conductor wherein the first contact and the third contact are associated with a first channel, and wherein the first contact and third contact are to communicate differential signals with respect to each other.
14. The method of claim 13, the method comprising forming a fourth contact over a fourth vertical conductor wherein the second contact and fourth contact are associated with a second channel, and wherein the second contact and fourth contact are to communicate differential signals with respect to each other.
15. The method of claim 13, the method comprising forming a route over the third contact when the first contact and the second contact are not adjacent to each other.
16. The method of claim 12, wherein the first vertical conductor and the second vertical conductor are associated with a first crosstalk polarity and the capacitive coupler between the first contact and the second contact is associated with a second crosstalk polarity opposite from the first crosstalk polarity.
17. The method of claim 12, wherein the capacitive coupler is formed to create a conductive coupling to the first contact and a capacitive coupling to the second contact.
18. The apparatus of claim 1, further comprising a dielectric material between the conductive plate and the second contact.
19. The method of claim 12, further comprising further comprising disposing a dielectric material between the conductive plate and the second contact.
20. The printed circuit board of claim 7, further comprising a dielectric material between the conductive plate and the second contact.
US13/725,556 2012-12-21 2012-12-21 Apparatus for differential far-end crosstalk reduction Expired - Fee Related US9113555B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US13/725,556 US9113555B2 (en) 2012-12-21 2012-12-21 Apparatus for differential far-end crosstalk reduction
TW102142978A TWI587754B (en) 2012-12-21 2013-11-26 An apparatus for differential far-end crosstalk reduction
PCT/US2013/075408 WO2014099793A1 (en) 2012-12-21 2013-12-16 An apparatus for differential far-end crosstalk reduction
CN201380061010.XA CN104838487B (en) 2012-12-21 2013-12-16 The device reduced for difference far-end cross talk

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/725,556 US9113555B2 (en) 2012-12-21 2012-12-21 Apparatus for differential far-end crosstalk reduction

Publications (2)

Publication Number Publication Date
US20140179162A1 US20140179162A1 (en) 2014-06-26
US9113555B2 true US9113555B2 (en) 2015-08-18

Family

ID=50975129

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/725,556 Expired - Fee Related US9113555B2 (en) 2012-12-21 2012-12-21 Apparatus for differential far-end crosstalk reduction

Country Status (4)

Country Link
US (1) US9113555B2 (en)
CN (1) CN104838487B (en)
TW (1) TWI587754B (en)
WO (1) WO2014099793A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9113555B2 (en) 2012-12-21 2015-08-18 Intel Corporation Apparatus for differential far-end crosstalk reduction
US10317932B2 (en) * 2016-07-02 2019-06-11 Intel Corporation Capacitive structures for crosstalk reduction

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6479758B1 (en) 2000-01-21 2002-11-12 Kabushiki Kaisha Toshiba Wiring board, semiconductor package and semiconductor device
US20030230791A1 (en) 2002-06-13 2003-12-18 Tsuk Michael J. Power distribution plane layout for VLSI packages
KR20040058583A (en) 2002-12-27 2004-07-05 엘지.필립스 엘시디 주식회사 Apparatus and method for driving liquid crystal display
US7038917B2 (en) * 2002-12-27 2006-05-02 Vlt, Inc. Low loss, high density array interconnection
US7335976B2 (en) * 2005-05-25 2008-02-26 International Business Machines Corporation Crosstalk reduction in electrical interconnects using differential signaling
US7538438B2 (en) * 2005-06-30 2009-05-26 Sandisk Corporation Substrate warpage control and continuous electrical enhancement
KR20110040684A (en) 2009-10-12 2011-04-20 인터내셔널 비지네스 머신즈 코포레이션 Noise coupling reduction and impedance discontinuity control in high-speed ceramic modules
WO2014099793A1 (en) 2012-12-21 2014-06-26 Intel Corporation An apparatus for differential far-end crosstalk reduction

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6507495B1 (en) * 2000-06-28 2003-01-14 Dell Products L.P. Three-dimensional technique for improving the EMC characteristics of a printed circuit board
US20070275607A1 (en) * 2006-05-04 2007-11-29 Kwark Young H Compensation for far end crosstalk in data buses
TWI449183B (en) * 2007-06-13 2014-08-11 Schott Solar Ag Semiconductor component and method for producing a metal-semiconductor contact
JP5209075B2 (en) * 2010-05-21 2013-06-12 有限会社 ナプラ Electronic device and manufacturing method thereof
TWI415560B (en) * 2011-01-24 2013-11-11 Univ Nat Taiwan Structure and method for reducing em radiation, and electric object and manufacture method thereof

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6479758B1 (en) 2000-01-21 2002-11-12 Kabushiki Kaisha Toshiba Wiring board, semiconductor package and semiconductor device
US20030230791A1 (en) 2002-06-13 2003-12-18 Tsuk Michael J. Power distribution plane layout for VLSI packages
KR20040058583A (en) 2002-12-27 2004-07-05 엘지.필립스 엘시디 주식회사 Apparatus and method for driving liquid crystal display
US7038917B2 (en) * 2002-12-27 2006-05-02 Vlt, Inc. Low loss, high density array interconnection
US7335976B2 (en) * 2005-05-25 2008-02-26 International Business Machines Corporation Crosstalk reduction in electrical interconnects using differential signaling
US7538438B2 (en) * 2005-06-30 2009-05-26 Sandisk Corporation Substrate warpage control and continuous electrical enhancement
KR20110040684A (en) 2009-10-12 2011-04-20 인터내셔널 비지네스 머신즈 코포레이션 Noise coupling reduction and impedance discontinuity control in high-speed ceramic modules
WO2014099793A1 (en) 2012-12-21 2014-06-26 Intel Corporation An apparatus for differential far-end crosstalk reduction

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Hatirnaz et al., "Twisted Differential On-Chip Interconnect Architecture for Inductive/Capacitive Crosstalk Noise Cancellation", International Symposium on System-on-Chip 2003, Nov. 19-21, 2003, pp. 93-96. (English Abstract only).
International Search Report and Written Opinion received for PCT Patent Application No. PCT/US2013/075408, mailed on Apr. 30, 2014, 13 pages.

Also Published As

Publication number Publication date
US20140179162A1 (en) 2014-06-26
TW201436658A (en) 2014-09-16
TWI587754B (en) 2017-06-11
WO2014099793A1 (en) 2014-06-26
CN104838487A (en) 2015-08-12
CN104838487B (en) 2017-12-05

Similar Documents

Publication Publication Date Title
CN109599729B (en) Connector and contact module thereof
US9433081B1 (en) Differential signal crosstalk minimization for dual stripline
JP6543415B2 (en) Connector system with adapter
US8083546B2 (en) Electric connector and electric assembly
JP6302871B2 (en) Method and apparatus for reducing far-end crosstalk in electrical connectors
US20110007487A1 (en) Lsi package, printed board and electronic device
US9544991B2 (en) Multi-pair differential lines printed circuit board common mode filter
CN109691241B (en) Circuit and method for providing mutual capacitance in vertical electrical connectors
US7262974B2 (en) Techniques for alleviating the need for DC blocking capacitors in high-speed differential signal pairs
EP2988581A1 (en) Chip heat dissipation structure and terminal device
US9924595B2 (en) Cable for alternative interconnect attachement
US9069910B2 (en) Mechanism for facilitating dynamic cancellation of signal crosstalk in differential input/output channels
JP2023532260A (en) Printed circuit board and electronic equipment comprising the printed circuit board
US20170318666A1 (en) Printed circuit board with enhanced immunity to common-mode noise
US20120160542A1 (en) Crosstalk reduction on microstrip routing
US9113555B2 (en) Apparatus for differential far-end crosstalk reduction
CN104752851A (en) System
US10014634B2 (en) High speed network module socket connector
US20150130553A1 (en) Crosstalk reduction in signal lines by crosstalk introduction
US20140174812A1 (en) Method and Apparatus for Far End Crosstalk Reduction in Single Ended Signaling
KR101050876B1 (en) Manufacturing Method Of Flexible Printed Circuit Board And Its Flexible Printed Circuit Board
KR20160067571A (en) Printed circuit board
KR20160055460A (en) Wiring substrate
CN112566353A (en) Circuit board and communication equipment
JP4174437B2 (en) Connectors and printed circuit boards

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIBAYAMA, RAUL ENRIQUEZ;YE, XIAONING;XIAO, KAI;AND OTHERS;SIGNING DATES FROM 20130430 TO 20130508;REEL/FRAME:030390/0455

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Expired due to failure to pay maintenance fee

Effective date: 20190818