US8994192B2 - Integrated circuit packaging system with perimeter antiwarpage structure and method of manufacture thereof - Google Patents
Integrated circuit packaging system with perimeter antiwarpage structure and method of manufacture thereof Download PDFInfo
- Publication number
- US8994192B2 US8994192B2 US13/327,651 US201113327651A US8994192B2 US 8994192 B2 US8994192 B2 US 8994192B2 US 201113327651 A US201113327651 A US 201113327651A US 8994192 B2 US8994192 B2 US 8994192B2
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- perimeter
- antiwarpage
- packaging system
- package carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H01L23/49816—
-
- H01L23/562—
-
- H01L25/105—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/121—Arrangements for protection of devices protecting against mechanical damage
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H01L2224/16225—
-
- H01L2224/32225—
-
- H01L2224/73204—
-
- H01L2225/1023—
-
- H01L2225/1058—
-
- H01L2924/00012—
-
- H01L2924/15311—
-
- H01L2924/15331—
-
- H01L2924/3511—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
Definitions
- the present invention relates generally to an integrated circuit packaging system, and more particularly to a system for stacking packages.
- LSI large-scale IC
- POP package-on-package
- the present invention provides a method of manufacture of an integrated circuit packaging system including: providing a package carrier; mounting an integrated circuit to the package carrier; and forming a perimeter antiwarpage structure on and along a perimeter of the package carrier.
- the present invention provides an integrated circuit packaging system, including: a package carrier; an integrated circuit mounted to the package carrier; and a perimeter antiwarpage structure formed on and along a perimeter of the package carrier.
- FIG. 1 is a bottom view of an integrated circuit packaging system in a first embodiment of the present invention.
- FIG. 2 is a cross-sectional view of an integrated circuit packaging system along a line 2 - 2 of FIG. 1 .
- FIG. 3 is a bottom view of an integrated circuit packaging system in a second embodiment of the present invention.
- FIG. 4 is a cross-sectional view of an integrated circuit packaging system along a line 4 - 4 of FIG. 3 .
- FIG. 5 is a bottom view of an integrated circuit packaging system in a third embodiment of the present invention.
- FIG. 6 is a cross-sectional view of an integrated circuit packaging system along a line 6 - 6 of FIG. 5 .
- FIG. 7 is a bottom view of an integrated circuit packaging system in a fourth embodiment of the present invention.
- FIG. 8 is a cross-sectional view of an integrated circuit packaging system along a line 8 - 8 of FIG. 7 .
- FIG. 9 is a bottom view of an integrated circuit packaging system in a fifth embodiment of the present invention.
- FIG. 10 is a cross-sectional view of an integrated circuit packaging system along a line 10 - 10 of FIG. 9 .
- FIG. 11 is a cross-sectional view of an integrated circuit packaging system along a line 2 - 2 of FIG. 1 exemplified by the bottom view of FIG. 1 in a sixth embodiment of the present invention.
- FIG. 12 is a cross-sectional view of an integrated circuit packaging system along a line 4 - 4 of FIG. 3 exemplified by the bottom view of FIG. 3 in a seventh embodiment of the present invention.
- FIG. 13 is a cross-sectional view of an integrated circuit packaging system along a line 6 - 6 of FIG. 5 exemplified by the bottom view of FIG. 5 in an eighth embodiment of the present invention.
- FIG. 14 is a cross-sectional view of an integrated circuit packaging system along a line 8 - 8 of FIG. 7 exemplified by the bottom view of FIG. 7 in a ninth embodiment of the present invention.
- FIG. 15 is a cross-sectional view of an integrated circuit packaging system along a line 10 - 10 of FIG. 9 exemplified by the bottom view of FIG. 9 in a tenth embodiment of the present invention.
- FIG. 16 is a cross-sectional view of the integrated circuit packaging system of FIG. 1 in a manufacturing step with a carrier strip having the package carrier.
- FIG. 17 is the structure of FIG. 16 in a mounting step for the perimeter antiwarpage structure.
- FIG. 18 is the structure of FIG. 17 in a mounting step for the package interconnects.
- FIG. 19 is the structure of FIG. 18 in a mounting step for the integrated circuit.
- FIG. 20 is the structure of FIG. 19 in a mounting step for underfill.
- FIG. 21 is the structure of FIG. 20 in a mounting step for the external connectors.
- FIG. 22 is the structure of FIG. 21 in a mounting step for mounting integrated circuit package system.
- FIG. 23 is a flow chart of a method of manufacture of the integrated circuit packaging system in an embodiment of the present invention.
- the term “horizontal” as used herein is defined as a plane parallel to the active surface of the integrated circuit, regardless of its orientation.
- the term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane, as shown in the figures.
- the term “on” means that there is direct contact between elements or components with no intervening material.
- processing includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, and/or removal of the material or photoresist as required in forming a described structure.
- the integrated circuit packaging system 100 can have a perimeter antiwarpage structure 102 .
- the perimeter antiwarpage structure 102 is defined as a formed structure that is along the perimeter or a portion of the perimeter of a package carrier 104 .
- the perimeter antiwarpage structure 102 is formed on the package carrier 104 . In this embodiment the perimeter antiwarpage structure 102 is formed along the entire perimeter of the package carrier 104 .
- the perimeter antiwarpage structure 102 can have a center cross support 105 to provide center support for the integrated packaging system 100 .
- the center cross support 105 is depicted by dashed lines and can be integral to the perimeter portion of the perimeter antiwarpage structure 102 .
- the center cross support 105 can be made from the same material as the perimeter antiwarpage structure 102 .
- the package carrier 104 is defined as a support structure providing a mounting structure to the internal contents of the integrated circuit packaging system 100 as well as conductive paths within, to, and out of the integrated circuit packaging system 100 .
- the package carrier 104 can be a laminated substrate, a ceramic substrate, or a leadframe type carrier
- FIG. 2 therein is shown a cross-sectional view of an integrated circuit packaging system 100 along a line 2 - 2 of FIG. 1 .
- An integrated circuit 202 is mounted to and over the package carrier 104 .
- the integrated circuit 202 is defined as an active device having active circuitry fabricated thereon. Examples for the integrated circuit 202 can include an integrated circuit die, a packaged integrated circuit, a wafer chip scale package, or a flip chip.
- the integrated circuit 202 can be attached to the package carrier 104 using integrated circuit electrical connectors 204 .
- the integrated circuit electrical connectors 204 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit 202 to the next system level. Examples of the integrated circuit electrical connectors 204 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 100 can be attached to a printed circuit board (PCB) (not shown) using external connectors 206 .
- the external connectors 206 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 100 to the next system level. Examples of external connectors 206 include solder bumps, conductive paste, or conductive posts.
- the external connectors 206 can be formed such that they extend below a bottom 208 of the surface of the perimeter antiwarpage structure 102 and the center cross support 105 .
- the external connectors 206 can deform allowing the perimeter antiwarpage structure 102 and the center cross support 105 to be in direct physical contact with the PCB at the same time the external connectors 206 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 100 .
- the perimeter antiwarpage structure 102 and the external connectors 206 are on the side of the package carrier 104 opposite from the integrated circuit 202 and with a border of the perimeter antiwarpage structure 102 .
- the integrated circuit 202 is mounted to one side of the package carrier 104 with the integrated circuit electrical connectors 204 .
- the perimeter antiwarpage structure 102 is on another side of the package carrier 104 that is facing away from the integrated circuit.
- the external connectors 206 are on a side of the package carrier 104 facing away from the integrated circuit 202 .
- the external connectors 206 are electrically connected to the integrated circuit electrical connectors on the opposite side of the package carrier 104 .
- the perimeter antiwarpage structure 102 is formed external to the package carrier 104 .
- the perimeter antiwarpage structure 102 is mounted on the surface of the package carrier 104 .
- Package interconnects 210 can be attached to the package carrier 104 .
- the package interconnects 210 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 100 to the next system level. Examples of package interconnects 210 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 300 can have a perimeter antiwarpage structure 302 .
- the perimeter antiwarpage structure 302 is defined as a formed structure that is along the perimeter or a portion of the perimeter of a package carrier 304 .
- the perimeter antiwarpage structure 302 is formed on the package carrier 304 . In this embodiment the perimeter antiwarpage structure 302 is formed on opposing sides of the package carrier 304 .
- the package carrier 304 is defined as a support structure providing a mounting structure to the internal contents of the integrated circuit packaging system 300 as well as conductive paths within, to, and out of the integrated circuit packaging system 300 .
- the package carrier 304 can be a laminated substrate, a ceramic substrate, or a leadframe type carrier
- FIG. 4 therein is shown a cross-sectional view of an integrated circuit packaging system 300 along a line 4 - 4 of FIG. 3 .
- An integrated circuit 402 is mounted to and over the package carrier 304 .
- the integrated circuit 402 is defined as an active device having active circuitry fabricated thereon. Examples for the integrated circuit 402 can include an integrated circuit die, a packaged integrated circuit, a wafer chip scale package, or a flip chip.
- the integrated circuit 402 can be attached to the package carrier 304 using integrated circuit electrical connectors 404 .
- the integrated circuit electrical connectors 404 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit 402 to the next system level. Examples of the integrated circuit electrical connectors 404 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 300 can be attached to a printed circuit board (PCB) (not shown) using external connectors 406 .
- the external connectors 406 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 300 to the next system level. Examples of external connectors 406 include solder bumps, conductive paste, or conductive posts.
- the external connectors 406 can be formed such that they extend below a bottom 408 of the surface of the perimeter antiwarpage structure 302 .
- the external connectors 406 can deform allowing the perimeter antiwarpage structure 302 to be in direct physical contact with the PCB at the same time the external connectors 406 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 300 .
- Package interconnects 410 can be attached to the package carrier 304 .
- the package interconnects 410 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 300 to the next system level. Examples of package interconnects 410 include solder bumps, conductive paste, or conductive posts.
- perimeter antiwarpage structure 302 formed on opposing sides of the package carrier 304 greatly increases the structural rigidity and therefore the reliability of the integrated circuit packaging system 300 and the mechanical and electrical connection between the integrated circuit packaging system 300 and the PCB.
- the integrated circuit packaging system 500 can have a perimeter antiwarpage structure 502 .
- the perimeter antiwarpage structure 502 is defined as a formed structure that is along the perimeter or a portion of the perimeter of a package carrier 504 .
- the perimeter antiwarpage structure 502 is formed on the package carrier 504 . In this embodiment the perimeter antiwarpage structure 502 is formed along the entire perimeter of the package carrier 502 and not in the corners.
- the package carrier 504 is defined as a support structure providing a mounting structure to the internal contents of the integrated circuit packaging system 500 as well as conductive paths within, to, and out of the integrated circuit packaging system 500 .
- the package carrier 504 can be a laminated substrate, a ceramic substrate, or a leadframe type carrier
- FIG. 6 therein is shown a cross-sectional view of an integrated circuit packaging system 500 along a line 6 - 6 of FIG. 5 .
- An integrated circuit 602 is mounted to and over the package carrier 504 .
- the integrated circuit 602 is defined as an active device having active circuitry fabricated thereon. Examples for the integrated circuit 602 can include an integrated circuit die, a packaged integrated circuit, a wafer chip scale package, or a flip chip.
- the integrated circuit 602 can be attached to the package carrier 504 using integrated circuit electrical connectors 604 .
- the integrated circuit electrical connectors 604 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit 602 to the next system level. Examples of the integrated circuit electrical connectors 604 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 500 can be attached to a printed circuit board (PCB) (not shown) using external connectors 606 .
- the external connectors 606 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 500 to the next system level. Examples of external connectors 606 include solder bumps, conductive paste, or conductive posts.
- the external connectors 606 can be formed such that they extend below a bottom 608 of the surface of the perimeter antiwarpage structure 502 .
- the external connectors 606 can deform allowing the perimeter antiwarpage structure 502 to be in direct physical contact with the PCB at the same time the external connectors 606 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 500 .
- Package interconnects 610 can be attached to the package carrier 504 .
- the package interconnects 610 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 500 to the next system level. Examples of package interconnects 610 include solder bumps, conductive paste, or conductive posts.
- perimeter antiwarpage structure 502 formed along the entire perimeter of the package carrier 504 and not in the corners greatly increases the structural rigidity and therefore reliability of the integrated circuit packaging system 500 and the mechanical and electrical connection between the integrated circuit packaging system 500 and the PCB.
- the integrated circuit packaging system 700 can have a perimeter antiwarpage structure 702 .
- the perimeter antiwarpage structure 702 is defined as a formed structure that is along the perimeter or a portion of the perimeter of a package carrier 704 .
- the perimeter antiwarpage structure 702 is formed on the package carrier 704 . In this embodiment the perimeter antiwarpage structure 702 is formed in four corners of the package carrier 704 .
- the package carrier 704 is defined as a support structure providing a mounting structure to the internal contents of the integrated circuit packaging system 700 as well as conductive paths within, to, and out of the integrated circuit packaging system 700 .
- the package carrier 704 can be a laminated substrate, a ceramic substrate, or a leadframe type carrier
- FIG. 8 therein is shown a cross-sectional view of an integrated circuit packaging system 700 along a line 8 - 8 of FIG. 7 .
- An integrated circuit 802 is mounted to and over the package carrier 704 .
- the integrated circuit 802 is defined as an active device having active circuitry fabricated thereon. Examples for the integrated circuit 802 can include an integrated circuit die, a packaged integrated circuit, a wafer chip scale package, or a flip chip.
- the integrated circuit 802 can be attached to the package carrier 704 using integrated circuit electrical connectors 804 .
- the integrated circuit electrical connectors 804 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit 802 to the next system level. Examples of the integrated circuit electrical connectors 804 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 700 can be attached to a printed circuit board (PCB) (not shown) using external connectors 806 .
- the external connectors 806 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 700 to the next system level. Examples of external connectors 806 include solder bumps, conductive paste, or conductive posts.
- the external connectors 806 can be formed such that they extend below a bottom 808 of the surface of the perimeter antiwarpage structure 702 .
- the external connectors 806 can deform allowing the perimeter antiwarpage structure 702 to be in direct physical contact with the PCB at the same time the external connectors 806 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 700 .
- Package interconnects 810 can be attached to the package carrier 704 .
- the package interconnects 810 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 700 to the next system level. Examples of package interconnects 810 include solder bumps, conductive paste, or conductive posts.
- perimeter antiwarpage structure 702 formed in four corners of the package carrier 704 greatly increases the structural rigidity and therefore reliability of the integrated circuit packaging system 700 and the mechanical and electrical connection between the integrated circuit packaging system 700 and the PCB.
- the integrated circuit packaging system 900 can have a perimeter antiwarpage structure 902 .
- the perimeter antiwarpage structure 902 is defined as a formed structure that is along the perimeter or a portion of the perimeter of a package carrier 904 .
- the perimeter antiwarpage structure 902 is formed on the package carrier 904 . In this embodiment the perimeter antiwarpage structure 902 is formed along the entire perimeter on both sides of the package carrier 904 .
- the perimeter antiwarpage structure 902 can have a side support 905 to provide support to the side of the integrated packaging system 900 .
- the side support 905 is depicted by dashed line.
- the side support 905 can be considered part of the perimeter antiwarpage structure 902 and extending laterally beyond the vertical edge of the package carrier 904 .
- the side support 905 can be made from the same material as the perimeter antiwarpage structure 902 .
- the package carrier 904 is defined as a support structure providing a mounting structure to the internal contents of the integrated circuit packaging system 900 as well as conductive paths within, to, and out of the integrated circuit packaging system 900 .
- the package carrier 904 can be a laminated substrate, a ceramic substrate, or a leadframe type carrier
- FIG. 10 therein is shown a cross-sectional view of an integrated circuit packaging system 900 along a line 10 - 10 of FIG. 9 .
- An integrated circuit 1002 is mounted to and over the package carrier 904 .
- the integrated circuit 1002 is defined as an active device having active circuitry fabricated thereon. Examples for the integrated circuit 1002 can include an integrated circuit die, a packaged integrated circuit, a wafer chip scale package, or a flip chip.
- the integrated circuit 1002 can be attached to the package carrier 904 using integrated circuit electrical connectors 1004 .
- the integrated circuit electrical connectors 1004 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit 1002 to the next system level. Examples of the integrated circuit electrical connectors 1004 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 900 can be attached to a printed circuit board (PCB) (not shown) using external connectors 1006 .
- the external connectors 1006 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 900 to the next system level. Examples of external connectors 1006 include solder bumps, conductive paste, or conductive posts.
- the external connectors 1006 can be formed such that they extend below a bottom 1008 of the surface of the perimeter antiwarpage structure 902 and the side support 905 .
- the external connectors 1006 can deform allowing the perimeter antiwarpage structure 902 and the side support 905 to be in direct physical contact with the PCB at the same time the external connectors 1006 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 900 .
- Package interconnects 1010 can be attached to the package carrier 904 .
- the package interconnects 1010 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 900 to the next system level. Examples of package interconnects 1010 include solder bumps, conductive paste, or conductive posts.
- FIG. 11 therein is shown a cross-sectional view of an integrated circuit packaging system 1100 along a line 2 - 2 of FIG. 1 exemplified by the bottom view of FIG. 1 in a sixth embodiment of the present invention.
- This embodiment shows the integrated circuit packaging system 100 with the addition of the mounting integrated circuit packaging system 1102 , mounted above the integrated circuit packaging system 100 in a package on package configuration.
- the mounting integrated circuit packaging system 1102 includes an integrated circuit 1104 , a package carrier 1106 , and an encapsulation 1108 .
- the mounting integrated circuit package system 1102 can include mounting interconnects 1110 that are formed to coincide with package interconnects 210 .
- the mounting interconnects 1110 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 100 and the mounting integrated circuit packaging system 1102 .
- Examples of mounting interconnects 1110 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 1100 can be attached to a printed circuit board (PCB) (not shown) using external connectors 206 .
- PCB printed circuit board
- the external connectors 206 can deform allowing the perimeter antiwarpage structure 102 and the center cross support 105 to be in direct physical contact with the PCB at the same time the external connectors 206 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 1100 .
- the addition of the perimeter antiwarpage structure 102 and the center cross support 105 can provide several functions.
- the perimeter antiwarpage structure 102 and the center cross support 105 can add stiffness to the package carrier 104 during and after reflow of the external connectors 206 . This stiffness minimizes the warpage of the package carrier 104 ensuring that the mechanical and electrical connection between the PCB and the integrated circuit packaging system 1100 is uniform.
- the perimeter antiwarpage structure 102 and the center cross support 105 can add an additional mechanical connection between the integrated circuit packaging system 1100 and the PCB. This additional mechanical connection minimizes warpage of the integrated circuit packaging system 1100 during the many thermal cycles that the PCB may experience, thereby minimizing any physical stress on the integrated circuit packaging system 1100 which can cause premature electrical failure.
- the addition of the perimeter antiwarpage structure 102 and the center cross support 105 greatly increases the reliability of the integrated circuit packaging system 1100 and the mechanical and electrical connection between the integrated circuit packaging system 1100 and the PCB.
- the antiwarpage structure 102 and the center cross support 105 attached to the integrated packaging system 100 increases the structural rigidity of the integrated packaging system 100 which in turn increases the structural rigidity of the integrated packaging system 1100 .
- FIG. 12 therein is shown a cross-sectional view of an integrated circuit packaging system 1200 along a line 4 - 4 of FIG. 3 exemplified by the bottom view of FIG. 3 in a seventh embodiment of the present invention.
- This embodiment shows the integrated circuit packaging system 300 with the addition of the mounting integrated circuit packaging system 1102 , mounted above the integrated circuit packaging system 300 in a package on package configuration.
- the mounting integrated circuit packaging system 1102 includes an integrated circuit 1104 , a package carrier 1106 , and an encapsulation 1108 .
- the mounting integrated package system 1102 can include mounting interconnects 1110 that are formed to coincide with package interconnects 410 .
- the mounting interconnects 1110 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 300 and the mounting integrated circuit packaging system 1102 .
- Examples of mounting interconnects 1110 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 1200 can be attached to a printed circuit board (PCB) (not shown) using external connectors 406 .
- PCB printed circuit board
- the external connectors 406 can deform allowing the perimeter antiwarpage structure 302 to be in direct physical contact with the PCB at the same time the external connectors 406 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 1100 .
- the addition of the perimeter antiwarpage structure 302 can provide several functions.
- the perimeter antiwarpage structure 302 can add stiffness to the package carrier 304 during and after reflow of the external connectors 406 . This stiffness minimizes the warpage of the package carrier 304 ensuring that the mechanical and electrical connection between the PCB and the integrated circuit packaging system 1200 is uniform.
- the perimeter antiwarpage structure 302 can add an additional mechanical connection between the integrated circuit packaging system 1200 and the PCB. This additional mechanical connection minimizes warpage of the integrated circuit packaging system 1200 during the many thermal cycles that the PCB may experience, thereby minimizing any physical stress on the integrated circuit packaging system 1200 which can cause premature electrical failure.
- perimeter antiwarpage structure 302 greatly increases the reliability of the integrated circuit packaging system 1200 and the mechanical and electrical connection between the integrated circuit packaging system 1200 and the PCB.
- the antiwarpage structure 302 attached to the integrated packaging system 300 increases the structural rigidity of the integrated packaging system 300 which in turn increases the structural rigidity of the integrated packaging system 1200 .
- FIG. 13 therein is shown a cross-sectional view of an integrated circuit packaging system 1300 along a line 6 - 6 of FIG. 5 exemplified by the bottom view of FIG. 5 in an eighth embodiment of the present invention.
- This embodiment shows the integrated circuit packaging system 500 with the addition of the mounting integrated circuit packaging system 1102 , mounted above the integrated circuit packaging system 500 in a package on package configuration.
- the mounting integrated circuit packaging system 1102 includes an integrated circuit 1104 , a package carrier 1106 , and an encapsulation 1108 .
- the mounting integrated package system 1102 can include mounting interconnects 1110 that are formed to coincide with package interconnects 610 .
- the mounting interconnects 1110 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 500 and the mounting integrated circuit packaging system 1102 .
- Examples of mounting interconnects 1110 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 1300 can be attached to a printed circuit board (PCB) (not shown) using external connectors 606 .
- PCB printed circuit board
- the external connectors 606 can deform allowing the perimeter antiwarpage structure 502 to be in direct physical contact with the PCB at the same time the external connectors 606 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 1300 .
- the addition of the perimeter antiwarpage structure 502 can provide several functions.
- the perimeter antiwarpage structure 502 can add stiffness to the package carrier 504 during and after reflow of the external connectors 606 . This stiffness minimizes the warpage of the package carrier 504 ensuring that the mechanical and electrical connection between the PCB and the integrated circuit packaging system 1300 is uniform.
- the perimeter antiwarpage structure 502 can add an additional mechanical connection between the integrated circuit packaging system 1300 and the PCB. This additional mechanical connection minimizes warpage of the integrated circuit packaging system 1300 during the many thermal cycles that the PCB may experience, thereby minimizing any physical stress on the integrated circuit packaging system 1300 which can cause premature electrical failure.
- perimeter antiwarpage structure 502 greatly increases the reliability of the integrated circuit packaging system 1300 and the mechanical and electrical connection between the integrated circuit packaging system 1300 and the PCB.
- the antiwarpage structure 502 attached to the integrated packaging system 500 increases the structural rigidity of the integrated packaging system 500 which in turn increases the structural rigidity of the integrated packaging system 1300 .
- FIG. 14 therein is shown a cross-sectional view of an integrated circuit packaging system 1400 along a line 8 - 8 of FIG. 7 exemplified by the bottom view of FIG. 7 in a ninth embodiment of the present invention.
- This embodiment shows the integrated circuit packaging system 700 with the addition of the mounting integrated circuit packaging system 1102 , mounted above the integrated circuit packaging system 700 in a package on package configuration.
- the mounting integrated circuit packaging system 1102 includes an integrated circuit 1104 , a package carrier 1106 , and an encapsulation 1108 .
- the mounting integrated package system 1102 can include mounting interconnects 1110 that are formed to coincide with package interconnects 810 .
- the mounting interconnects 1110 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 700 and the mounting integrated circuit packaging system 1102 .
- Examples of mounting interconnects 1110 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 1400 can be attached to a printed circuit board (PCB) (not shown) using external connectors 806 .
- PCB printed circuit board
- the external connectors 806 can deform allowing the perimeter antiwarpage structure 702 to be in direct physical contact with the PCB at the same time the external connectors 806 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 1400 .
- the addition of the perimeter antiwarpage structure 702 can provide several functions.
- the perimeter antiwarpage structure 702 can add stiffness to the package carrier 704 during and after reflow of the external connectors 806 . This stiffness minimizes the warpage of the package carrier 704 ensuring that the mechanical and electrical connection between the PCB and the integrated circuit packaging system 1400 is uniform.
- the perimeter antiwarpage structure 702 can add an additional mechanical connection between the integrated circuit packaging system 1400 and the PCB. This additional mechanical connection minimizes warpage of the integrated circuit packaging system 1400 during the many thermal cycles that the PCB may experience, thereby minimizing any physical stress on the integrated circuit packaging system 1400 which can cause premature electrical failure.
- perimeter antiwarpage structure 702 greatly increases the reliability of the integrated circuit packaging system 1400 and the mechanical and electrical connection between the integrated circuit packaging system 1400 and the PCB.
- the antiwarpage structure 702 attached to the integrated packaging system 700 increases the structural rigidity of the integrated packaging system 700 which in turn increases the structural rigidity of the integrated packaging system 1400 .
- FIG. 15 therein is shown a cross-sectional view of an integrated circuit packaging system 1500 along a line 10 - 10 of FIG. 9 exemplified by the bottom view of FIG. 9 in a tenth embodiment of the present invention.
- This embodiment shows the integrated circuit packaging system 900 with the addition of the mounting integrated circuit packaging system 1102 , mounted above the integrated circuit packaging system 900 in a package on package configuration.
- the mounting integrated circuit packaging system 1102 includes an integrated circuit 1104 , a package carrier 1106 , and an encapsulation 1108 .
- the mounting integrated package system 1102 can include mounting interconnects 1110 that are formed to coincide with package interconnects 1010 .
- the mounting interconnects 1110 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 900 and the mounting integrated circuit packaging system 1102 .
- Examples of mounting interconnects 1110 include solder bumps, conductive paste, or conductive posts.
- the integrated circuit packaging system 1500 can be attached to a printed circuit board (PCB) (not shown) using external connectors 1006 .
- PCB printed circuit board
- the external connectors 1006 can deform allowing the perimeter antiwarpage structure 902 and the side support 905 to be in direct physical contact with the PCB at the same time the external connectors 1006 provide a mechanical and electrical connection with the PCB and integrated circuit packaging system 1500 .
- the addition of the perimeter antiwarpage structure 902 and the side support 905 can provide several functions.
- the perimeter antiwarpage structure 902 and the side support 905 can add stiffness to the package carrier 904 during and after reflow of the external connectors 1006 . This stiffness minimizes the warpage of the package carrier 904 ensuring that the mechanical and electrical connection between the PCB and the integrated circuit packaging system 1500 is uniform.
- the perimeter antiwarpage structure 902 and the side support 905 can add an additional mechanical connection between the integrated circuit packaging system 1500 and the PCB. This additional mechanical connection minimizes warpage of the integrated circuit packaging system 1500 during the many thermal cycles that the PCB may experience, thereby minimizing any physical stress on the integrated circuit packaging system 1500 which can cause premature electrical failure.
- the addition of the perimeter antiwarpage structure 902 and the side support 905 greatly increases the reliability of the integrated circuit packaging system 1500 and the mechanical and electrical connection between the integrated circuit packaging system 1500 and the PCB.
- the antiwarpage structure 902 and the side support 905 attached to the integrated packaging system 900 increases the structural rigidity of the integrated packaging system 900 which in turn increases the structural rigidity of the integrated packaging system 1500 .
- FIG. 16 therein is shown a cross sectional view of the integrated circuit packaging system 100 of FIG. 1 in a manufacturing step with a carrier strip 1602 having the package carrier 104 .
- the carrier strip 1602 is a series of laminated or ceramic substrates containing mechanical and electrical interconnects that are cut into individual package carriers 104 .
- the package carrier 104 is a support structure providing a mounting structure to the internal contents of the integrated circuit packaging system 100 as well as conductive paths within, to, and out of the integrated circuit packaging system 100 .
- the package carrier 104 can be a laminated substrate, a ceramic substrate, or a leadframe type carrier.
- the perimeter antiwarpage structure 102 is defined as a formed structure that is along the perimeter or a portion of the perimeter of the package carrier 104 .
- the perimeter antiwarpage structure 102 is formed on the package carrier 104 .
- Package interconnects 210 can attach to the top of the package carrier 104 or at a side of the package carrier.
- the package interconnects 210 are defined as electrical connection structures providing electrical connection to the next system level (not shown).
- FIG. 19 therein is shown the structure of FIG. 18 in a mounting step for the integrated circuit 202 .
- the integrated circuit 202 is mounted to and over the package carrier 104 .
- the integrated circuit 202 is an active device having active circuitry fabricated thereon. Examples for the integrated circuit 202 can include an integrated circuit die, a packaged integrated circuit, a wafer chip scale package, or a flip chip.
- the underfill 2002 is an encapsulation for the integrated circuit 202 and seals the connection between the integrated circuit 202 and the package carrier 104 .
- FIG. 21 therein is shown the structure of FIG. 20 in a mounting step for the external connectors 206 .
- the integrated circuit packaging system 100 can be attached to a printed circuit board (PCB) (not shown) using external connectors 206 .
- the external connectors 206 are defined as connection structures to electrically and mechanically connect and attach the integrated circuit packaging system 100 to the next system level. Examples of external connectors 206 include solder bumps, conductive paste, or conductive posts.
- the mounting integrated circuit package system 1102 can include mounting interconnects 1110 around the periphery that coincide with the locations of the package interconnects 210 of the integrated circuit packaging system 100 .
- the mounting integrated circuit package system 1102 and the integrated circuit packaging system 100 can then be mechanically and electrically connected using a reflow process to connect the package interconnects 1112 of the integrated circuit packaging system 100 with the mounting interconnects 210 of the mounting integrated circuit packaging system 1102 .
- the method 2300 includes: providing a package carrier in a block 2302 ; mounting an integrated circuit to the package carrier in a block 2304 ; and forming a perimeter antiwarpage structure on and along a perimeter of the package carrier in a block 2306 .
- the integrated circuit packaging system of the present invention furnishes important and heretofore unknown and unavailable solutions, capabilities, and functional aspects for wiring technology for external connections.
- the resulting method, process, apparatus, device, product, and/or system is straightforward, cost-effective, uncomplicated, highly versatile and effective, can be surprisingly and unobviously implemented by adapting known technologies, and are thus readily suited for efficiently and economically manufacturing the integrated circuit packaging systems/fully compatible with conventional manufacturing methods or processes and technologies.
Landscapes
- Wire Bonding (AREA)
Abstract
Description
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/327,651 US8994192B2 (en) | 2011-12-15 | 2011-12-15 | Integrated circuit packaging system with perimeter antiwarpage structure and method of manufacture thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/327,651 US8994192B2 (en) | 2011-12-15 | 2011-12-15 | Integrated circuit packaging system with perimeter antiwarpage structure and method of manufacture thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20130154116A1 US20130154116A1 (en) | 2013-06-20 |
| US8994192B2 true US8994192B2 (en) | 2015-03-31 |
Family
ID=48609302
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13/327,651 Active 2032-01-16 US8994192B2 (en) | 2011-12-15 | 2011-12-15 | Integrated circuit packaging system with perimeter antiwarpage structure and method of manufacture thereof |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US8994192B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10249573B2 (en) | 2017-03-16 | 2019-04-02 | Powertech Technology Inc. | Semiconductor device package with a stress relax pattern |
| US20240266301A1 (en) * | 2023-02-07 | 2024-08-08 | Juniper Networks, Inc. | Connection components for connecting a semiconductor package with a bottom stiffener to a printed circuit board |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6224711B1 (en) * | 1998-08-25 | 2001-05-01 | International Business Machines Corporation | Assembly process for flip chip package having a low stress chip and resulting structure |
| US6400033B1 (en) | 2000-06-01 | 2002-06-04 | Amkor Technology, Inc. | Reinforcing solder connections of electronic devices |
| US7053493B2 (en) | 2004-08-27 | 2006-05-30 | Fujitsu Limited | Semiconductor device having stiffener |
| US7279789B2 (en) | 2005-03-29 | 2007-10-09 | Advanced Semiconductor Engineering, Inc. | Thermally enhanced three-dimensional package and method for manufacturing the same |
| US20070273019A1 (en) | 2006-04-17 | 2007-11-29 | Siliconware Precision Industries Co., Ltd. | Semiconductor package, chip carrier structure thereof, and method for fabricating the chip carrier |
| US20070290376A1 (en) * | 2006-06-20 | 2007-12-20 | Broadcom Corporation | Integrated circuit (IC) package stacking and IC packages formed by same |
| US20080054494A1 (en) * | 2006-09-01 | 2008-03-06 | Powertech Technology Inc. | IC package |
| US20080283994A1 (en) | 2007-05-18 | 2008-11-20 | Siliconware Precision Industries Co., Ltd. | Stacked package structure and fabrication method thereof |
| US20090039490A1 (en) | 2007-08-08 | 2009-02-12 | Powertech Technology Inc. | Mounting assembly of semiconductor packages prevent soldering defects caused by substrate warpage |
| US20090236731A1 (en) | 2008-03-19 | 2009-09-24 | Seong Bo Shim | Stackable integrated circuit package system |
| US20100301469A1 (en) * | 2009-05-27 | 2010-12-02 | A Leam Choi | Integrated circuit packaging system with interposer interconnections and method of manufacture thereof |
| US8021930B2 (en) | 2009-08-12 | 2011-09-20 | Stats Chippac, Ltd. | Semiconductor device and method of forming dam material around periphery of die to reduce warpage |
-
2011
- 2011-12-15 US US13/327,651 patent/US8994192B2/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6224711B1 (en) * | 1998-08-25 | 2001-05-01 | International Business Machines Corporation | Assembly process for flip chip package having a low stress chip and resulting structure |
| US6400033B1 (en) | 2000-06-01 | 2002-06-04 | Amkor Technology, Inc. | Reinforcing solder connections of electronic devices |
| US7053493B2 (en) | 2004-08-27 | 2006-05-30 | Fujitsu Limited | Semiconductor device having stiffener |
| US7279789B2 (en) | 2005-03-29 | 2007-10-09 | Advanced Semiconductor Engineering, Inc. | Thermally enhanced three-dimensional package and method for manufacturing the same |
| US20070273019A1 (en) | 2006-04-17 | 2007-11-29 | Siliconware Precision Industries Co., Ltd. | Semiconductor package, chip carrier structure thereof, and method for fabricating the chip carrier |
| US20070290376A1 (en) * | 2006-06-20 | 2007-12-20 | Broadcom Corporation | Integrated circuit (IC) package stacking and IC packages formed by same |
| US20080054494A1 (en) * | 2006-09-01 | 2008-03-06 | Powertech Technology Inc. | IC package |
| US20080283994A1 (en) | 2007-05-18 | 2008-11-20 | Siliconware Precision Industries Co., Ltd. | Stacked package structure and fabrication method thereof |
| US20090039490A1 (en) | 2007-08-08 | 2009-02-12 | Powertech Technology Inc. | Mounting assembly of semiconductor packages prevent soldering defects caused by substrate warpage |
| US20090236731A1 (en) | 2008-03-19 | 2009-09-24 | Seong Bo Shim | Stackable integrated circuit package system |
| US20100301469A1 (en) * | 2009-05-27 | 2010-12-02 | A Leam Choi | Integrated circuit packaging system with interposer interconnections and method of manufacture thereof |
| US8021930B2 (en) | 2009-08-12 | 2011-09-20 | Stats Chippac, Ltd. | Semiconductor device and method of forming dam material around periphery of die to reduce warpage |
Non-Patent Citations (1)
| Title |
|---|
| U.S. Appl. No. 12/875,998, Sep. 3, 2010, Yang et al. |
Also Published As
| Publication number | Publication date |
|---|---|
| US20130154116A1 (en) | 2013-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7989950B2 (en) | Integrated circuit packaging system having a cavity | |
| US8035235B2 (en) | Integrated circuit packaging system with package-on-package and method of manufacture thereof | |
| US8143098B2 (en) | Integrated circuit packaging system with interposer and method of manufacture thereof | |
| US8624370B2 (en) | Integrated circuit packaging system with an interposer and method of manufacture thereof | |
| US8203201B2 (en) | Integrated circuit packaging system with leads and method of manufacture thereof | |
| US8679900B2 (en) | Integrated circuit packaging system with heat conduction and method of manufacture thereof | |
| US7911070B2 (en) | Integrated circuit packaging system having planar interconnect | |
| US8823160B2 (en) | Integrated circuit package system having cavity | |
| US8962393B2 (en) | Integrated circuit packaging system with heat shield and method of manufacture thereof | |
| US8710640B2 (en) | Integrated circuit packaging system with heat slug and method of manufacture thereof | |
| US8389329B2 (en) | Integrated circuit packaging system with package stacking and method of manufacture thereof | |
| US7968995B2 (en) | Integrated circuit packaging system with package-on-package and method of manufacture thereof | |
| US9059108B2 (en) | Integrated circuit packaging system with interconnects | |
| US9748203B2 (en) | Integrated circuit packaging system with conductive pillars and method of manufacture thereof | |
| US7691674B1 (en) | Integrated circuit packaging system with stacked device and method of manufacturing thereof | |
| US20130154119A1 (en) | Integrated circuit packaging system with terminals and method of manufacture thereof | |
| US8766428B2 (en) | Integrated circuit packaging system with flip chip and method of manufacture thereof | |
| US8664038B2 (en) | Integrated circuit packaging system with stacked paddle and method of manufacture thereof | |
| US8994192B2 (en) | Integrated circuit packaging system with perimeter antiwarpage structure and method of manufacture thereof | |
| US20100123230A1 (en) | Integrated circuit packaging system having bumped lead and method of manufacture thereof | |
| US8476135B2 (en) | Integrated circuit packaging system with vertical interconnects and method of manufacture thereof | |
| US8703538B2 (en) | Integrated circuit packaging system with external wire connection and method of manufacture thereof | |
| US8513801B2 (en) | Integrated circuit package system | |
| US20120241948A1 (en) | Integrated circuit packaging system with pads and method of manufacture thereof | |
| US8482109B2 (en) | Integrated circuit packaging system with dual connection and method of manufacture thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: STATS CHIPPAC LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHOI, DAESIK;REEL/FRAME:027499/0437 Effective date: 20111209 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| AS | Assignment |
Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT, HONG KONG Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 |
|
| AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTE., SINGAPORE Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:038378/0145 Effective date: 20160329 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
| AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., SINGAPORE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052844/0491 Effective date: 20190503 Owner name: STATS CHIPPAC, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052844/0491 Effective date: 20190503 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
| AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD., SINGAPORE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0145. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:064806/0001 Effective date: 20160329 |
|
| AS | Assignment |
Owner name: STATS CHIPPAC MANAGEMENT PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STATS CHIPPAC PTE. LTD.;REEL/FRAME:072788/0917 Effective date: 20250710 |