US8981844B2 - Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer - Google Patents
Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer Download PDFInfo
- Publication number
- US8981844B2 US8981844B2 US13/738,450 US201313738450A US8981844B2 US 8981844 B2 US8981844 B2 US 8981844B2 US 201313738450 A US201313738450 A US 201313738450A US 8981844 B2 US8981844 B2 US 8981844B2
- Authority
- US
- United States
- Prior art keywords
- voltage
- control signal
- output
- controller
- power stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
- H03F3/2171—Class D power amplifiers; Switching amplifiers with field-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
Definitions
- an output voltage may be modulated at five voltage levels based upon an analog input voltage level.
- the amplifier may include quantizers to perform pulse-density modulation (PDM) to allow the amplifier to encode the output voltage as a sequence of pulses at the five voltage levels, for example, at +V PP , +V DD , GND, ⁇ V DD , and ⁇ V PP , where V PP >V DD .
- PDM pulse-density modulation
- a single one-bit hysteresis quantizer-based amplifier can modulate the output at three voltage levels, for example, +V DD , GND, and ⁇ V DD , which would be insufficient for the five voltage levels in the output of a boost Class D amplifier. If multiple one-bit hysteresis quantizers are used, the modulator can encode the output voltage at the five voltage levels. However, this would degrade the output linearity and increase the complexity of comparator design of the quantizers. Additionally, the performance of the amplifier would become more sensitive to process and layout variations.
- One conventional solution is to switch the range of the modulation output voltage between a normal mode of modulating between three voltage levels of +V DD , GND, and ⁇ V DD , and a boost mode of modulating between three voltage levels of +V PP , GND, and ⁇ V PP .
- the amplifier When the input voltage is determined to be sufficiently low, the amplifier is placed in normal mode by modulating the output between three voltage levels of +V DD , GND, and ⁇ V DD .
- the amplifier is placed in boost mode by modulating the output between three voltage levels of +V PP , GND, and ⁇ V PP .
- This solution may be implemented by sensing the input voltage, and switching the supply voltage between V DD and V PP , at the output power stage, depending on the mode.
- the booster when in the normal mode, the booster is turn off, and the output voltage is modulated between three voltage levels of +V DD , GND, and ⁇ V DD .
- the booster When in the boost mode, the booster is turned on quickly, and the output voltage is modulated between three voltage levels of +V PP , GND, and ⁇ V PP .
- the output voltage is modulated in a greater voltage range in the boost mode than in the normal mode, this solution imposes difficult requirements for the booster to meet, namely, to charge and discharge the required voltage quickly.
- the booster is subject to high voltage and current stresses during charging and discharging, and would have greater probability of stress failure. Designing the booster to withstand the stresses would increase the complexity of the amplifier.
- the modulation in the boost mode would also generate greater amount of electro-magnetic interference (EMI), which would interfere with other electronic devices or components nearby. Again, designing the electronic devices or components to withstand the EMI would increase the complexity of design.
- EMI electro-magnetic interference
- the boost mode would produce higher quantization error than the normal mode.
- FIG. 1 illustrates an amplifier according to an embodiment of the present disclosure.
- FIG. 2 illustrates a power stage according to an embodiment of the present disclosure.
- FIG. 3 illustrates a method for generating an output signal according to an embodiment of the present disclosure.
- FIG. 4 illustrates an exemplary simulated output voltage pattern generated from an amplifier according to an embodiment of the present disclosure.
- Embodiments of the present disclosure provide devices and techniques to generate an output signal in an amplifier. Accordingly, such devices may include a power stage having inputs for three different supply voltages and an output for coupling to a load; a controller to generate control signals to the power stage that cause the power stage to vary an output voltage applied to the load among more than three distinct voltage levels; a monitor to provide a first control signal to the controller based on an input voltage signal; and a feedback system to provide a second control signal to the controller based on comparison of the output voltage and the input signal.
- FIG. 1 illustrates an amplifier system 100 according to an embodiment of the present disclosure.
- the system 100 may include a power stage 150 , a controller 140 , a monitor 160 and a feedback system 170 .
- the power stage 150 may deliver a pulse-modulated (PM) voltage V OUT to an output terminal of the system that toggles among five voltage levels.
- the controller 140 may control operation of the power stage 150 to regulate the output voltage therefrom.
- the monitor 160 may monitor a voltage V IN presented at an input terminal of the system 100 and present control data to the controller 140 .
- the feedback system 170 may develop second control data to the controller 140 based on a comparison between the input voltage V IN and output voltage V OUT .
- an amplifier system 100 may include a power stage 150 having inputs for three different supply voltages (for example, V DD , V PP , and GND) and an output for coupling to a load (not shown), a controller 140 to generate control signals to the power stage 150 that cause the power stage 150 to vary an output voltage applied to the load (not shown) among more than three distinct voltage levels, a monitor 160 to provide a first control signal to the controller 140 based on an input voltage signal, and a feedback system 170 to provide a second control signal to the controller 140 based on comparison of the output voltage and the input signal.
- a power stage 150 having inputs for three different supply voltages (for example, V DD , V PP , and GND) and an output for coupling to a load (not shown)
- a controller 140 to generate control signals to the power stage 150 that cause the power stage 150 to vary an output voltage applied to the load (not shown) among more than three distinct voltage levels
- a monitor 160 to provide a first control signal to the controller 140 based
- the monitor 160 may detect the input signal V IN to generate the first control signal, which may represent a voltage range state.
- the monitor 160 may receive the input signal V IN , and may generate output data that may be input to the power stage 150 as control data.
- the monitor 160 may compare V IN to a number of threshold voltages, for example a high threshold (VHI) and a low threshold (VLO).
- VHI high threshold
- VLO low threshold
- the monitor 160 may include a set of comparators 162 , 164 .
- the control data may be generated from a comparison of the input voltage V IN to each of these threshold voltages VHI, VLO.
- the monitor 160 may set the operational voltage in a first range (called “high positive” herein) representing an output modulation range that switches between +V PP , +V DD , and GND. If V IN is between VHI and VLO, the monitor 160 may set the operational voltage in a second range (called “crossing zero” herein) representing an output modulation range that switches between +V DD , GND, and ⁇ V DD . If V IN is below VLO, the monitor 160 may set the operational voltage in a range (called “high negative” herein) representing an output modulation range that switches between GND, ⁇ V DD , and ⁇ V PP .
- the operational voltage range may be encoded by any known alpha-numerical encoding method. For example, the three narrow voltage states may be represented as +1, 0, and ⁇ 1.
- the threshold voltages VHI and VLO may be set to 06*V DD /GA IN and ⁇ 0.6*V DD /GA IN , where GA IN represents an amplification factor of the system 100 .
- GA IN represents an amplification factor of the system 100 .
- different threshold values may be developed to suit different application needs.
- the feedback system 170 may include an combiner 110 , a tuner 120 , and a quantizer 130 .
- the quantizer 130 may generate the second control signal.
- the quantizer 130 may receive the first control signal from the monitor 160 to integrate the operational voltage range into its quantization operations.
- the operational voltage range from the monitor 160 may be also received by the controller 140 for additional processing.
- the controller 140 may control the power stage 150 to generate an output of modulated pulses, where each modulated pulse of the output has a maximum voltage and a minimum voltage at adjacent pairs of +V PP , +V DD , GND, ⁇ V DD , and ⁇ V PP .
- the combiner 110 may combine an input signal V IN with the output signal V OUT , for example, by comparing V IN to V OUT .
- the input signal V IN and the output signal V OUT may each be a pair of signals with a voltage potential relative to each other.
- the combiner 110 may output a ⁇ V signal representing a result of this comparison to the tuner 120 .
- V OUT may be a pair of signals VOUT 1 and VOUT 2 , with the voltage potential value of V OUT being VOUT 1 -VOUT 2 .
- the tuner 120 may output a filtered and amplified signal to a quantizer 130 .
- the tuner 120 may remove high frequency noise from the signal received from the combiner 110 , and amplify useful signal.
- the tuner 120 may include a low pass filter or a bandpass filter, and an amplifier.
- the quantizer 130 may quantize the voltage level of the signal received from the tuner 120 , to generate an one-bit quantization code representing two quantization states, which for convenience may be represented numerically as +1 and ⁇ 1.
- the quantization code represents a sequence of modulated pulses.
- the quantizer 130 may be for example an one-bit quantizer.
- the controller 140 may receive the quantization code for additional processing.
- the controller 140 may generate a pulse modulated (PM) control signal to activate the power stage 150 to generate an output of pulses, modulated between a maximum voltage and a minimum voltage of two adjacent voltage levels of more than three distinct voltage levels, and the pulses have more than two distinct combination of the maximum voltage and the minimum voltage as two adjacent voltage levels of more than three distinct voltage levels.
- PM pulse modulated
- the PM control signal may thus be modulated in these four possible combinations of modulation states (+2, +1), (+1, 0), (0, ⁇ 1), and ( ⁇ 1, ⁇ 2).
- V OUT may be an output of pulses, modulated in these four possible combinations of maximum and minimum voltages (+V PP , +V DD ), (+V DD , GND), (GND, ⁇ V DD ), and ( ⁇ V DD , ⁇ V PP ). That means that, for each modulated pulse in the output signal V OUT , the pulse amplitude, between the maximum and the minimum voltages, may be small.
- the pulse amplitude of the output signal V OUT may be small, the amplifier would have increased power efficiency, less stress on the amplifier components, less EMI generation, and lower quantization error.
- FIG. 2 is a circuit diagram of a power stage 200 according to an embodiment of the present disclosure.
- the power stage 200 may find application as the power stage 150 of FIG. 1 .
- the power stage 200 may include multiple switches 252 . 1 , 252 . 2 , 254 . 1 , 254 . 2 , 256 . 1 , and 256 . 2 that are coupled to output terminals OUT 1 , OUT 2 of the power stage 200 .
- First switches 252 . 1 , 252 . 2 may be connected between a V DD voltage source and a respective terminal OUT 1 , OUT 2 .
- switches 252 . 1 , 252 . 2 , 254 . 1 , 254 . 2 , 256 . 1 , and 256 . 2 may receive a respective PM control signal from an external source, such as the controller 140 of FIG. 1 .
- transistor switches 254 . 1 and 252 . 1 may be switched off and on in an opposing manner while transistor switch 256 . 2 may be held on.
- transistor switches 252 . 1 and 256 . 1 may be switched off and on in an opposing manner while transistor switch 256 . 2 may be held on.
- transistor switches 252 . 2 and 256 . 2 may be switched off and on in an opposing manner while transistor switch 256 . 1 may be held on.
- transistor switches 254 . 2 and 252 . 2 may be switched off and on in an opposing manner while transistor 256 . 1 may be held in the on-state.
- V OUT may be the voltage potential between OUT 1 and OUT 2 .
- Other variations of the power stage may be possible.
- FIG. 3 illustrates a method 300 for generating a narrow voltage range modulated multi-level output voltage from an input signal, according to an embodiment of the present disclosure.
- the input signal V IN may be compared to threshold voltages, such as VHI and VLO (block 310 ).
- a first control signal may be developed based on the comparison of V IN to the threshold voltages (block 320 ).
- the input signal V IN may be compared to the first control signal (block 330 ).
- a second control signal may be developed based on the comparison of V IN to the first control signal of block 320 (block 340 ).
- the first control signal and the second control signal may be merged (block 350 ).
- Output signal may be developed based on the merged control signals (block 360 ), wherein a maximum voltage and a minimum voltage of each of the plurality of the pulses may be two adjacent voltage levels of more than three distinct voltage levels, and the plurality of the pulses has more than two distinct combination of the maximum voltage and the minimum voltage as two adjacent voltage levels of more than three distinct voltage levels.
- the controller may execute instructions stored in a non-transitory computer readable medium to perform the method 300 illustrated in FIG. 3 .
- the output voltage may be modulated according to pulse-density modulation (“PDM”), pulse-width modulation (“PWM”), and the like, and the frequency of the modulation may be varied.
- PDM pulse-density modulation
- PWM pulse-width modulation
- the controller 140 in FIG. 1 may integrate the quantization code with a delayed version of the quantization code.
- the quantization code may be passed through a delay element (not shown), to generate the delayed version of the quantization code.
- the quantization code may be integrated with the delayed version of the quantization code by a summer (not shown) or an adder (not shown). This may generate a hysteresis quantization code that is modulated between three states, for example represented by +1, 0, ⁇ 1.
- the controller 140 may integrate the hysteresis quantization code (+1, 0, ⁇ 1) with the operational voltage range (+1, 0, ⁇ 1), to generate a PM control signal modulated between five possible states, for example represented as +2, +1, 0, ⁇ 1, ⁇ 2.
- the PM control signal may be decoded into switching signals received by a power stage 150 to activate multiple sets of transistors or switches to switch the output signal V OUT to multiple voltage levels.
- the PM control signal's five modulation states (+2, +1, 0, ⁇ 1, ⁇ 2) may each correspond to a distinct voltage level of the output signal V OUT , but the multiple voltage levels of the output signal V OUT may not necessarily be scaled to match the PM control signal's numerical representation.
- V OUT need not be evenly distributed or balanced between negative and positive voltage levels.
- V OUT may have the multiple voltage levels of +9, +7.5, +5, 0, and ⁇ 3 volts. Other variations of multiple voltage levels of output signal V OUT may be possible.
- additional number of modulation states and modulation voltage levels can be implemented in an amplifier with an one-bit quantizer, with consideration of optimizations and trade-offs of performance, design complexity, etc. For example, seven (or nine) modulation states and modulation voltage levels may be possible, by using the one-bit quantizer 130 and adding additional thresholds and operational voltage ranges in the monitor 160 .
- the upper half pairs of transistors switches 252 . 1 , 252 . 2 , 254 . 1 , 254 . 2 may be configured as PMOS transistor switches and the lower half pair of transistor switches 256 . 1 , 256 . 2 may be configured as NMOS transistor switches.
- the upper half pairs of transistor switches 252 . 1 , 252 . 2 , 254 . 1 , 254 . 2 may be configured as NMOS transistor switches and the lower half pair of transistor switches 256 . 1 , 256 . 2 may be configured as NMOS transistor switches.
- the upper half pairs of transistor switches 252 . 1 , 252 . 2 , 254 . 1 , 254 . 2 may be configured as P-type field effect transistors (“FETs”) and the lower half pair of transistor switches 256 . 1 , 256 . 2 may be configured as N-type FETs.
- FETs field effect transistors
- the upper half pairs of transistor switches 252 . 1 , 252 . 2 , 254 . 1 , 254 . 2 may be configured as N-type FETs and the lower pair of transistor switches 256 . 1 , 256 . 2 may be configured as N-type FETs.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
Claims (30)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/738,450 US8981844B2 (en) | 2013-01-10 | 2013-01-10 | Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer |
PCT/IB2014/000020 WO2014108796A1 (en) | 2013-01-10 | 2014-01-10 | Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer |
CN201480004330.6A CN105027432B (en) | 2013-01-10 | 2014-01-10 | The more level output modulated pulse amplifiers of narrow voltage range with quantizer after a steric retardation |
EP14702075.4A EP2944025B1 (en) | 2013-01-10 | 2014-01-10 | Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/738,450 US8981844B2 (en) | 2013-01-10 | 2013-01-10 | Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140191802A1 US20140191802A1 (en) | 2014-07-10 |
US8981844B2 true US8981844B2 (en) | 2015-03-17 |
Family
ID=50030389
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/738,450 Active 2033-04-07 US8981844B2 (en) | 2013-01-10 | 2013-01-10 | Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer |
Country Status (4)
Country | Link |
---|---|
US (1) | US8981844B2 (en) |
EP (1) | EP2944025B1 (en) |
CN (1) | CN105027432B (en) |
WO (1) | WO2014108796A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10673397B2 (en) * | 2017-03-01 | 2020-06-02 | Novatek Microelectronics Corp. | Operational amplifier |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9350239B2 (en) * | 2013-03-15 | 2016-05-24 | Broadcom Corporation | Split-switcher voltage regulator architecture |
US10998011B2 (en) * | 2018-08-21 | 2021-05-04 | Micron Technology, Inc. | Drive strength calibration for multi-level signaling |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6492868B2 (en) | 2000-08-14 | 2002-12-10 | Larry Kirn | Dynamic range enhancement technique |
US20060197590A1 (en) * | 2005-01-17 | 2006-09-07 | Wen-Chi Wang | Power amplifier and method for error correcting of output signals thereof |
US20060202754A1 (en) | 2005-03-14 | 2006-09-14 | Asahi Kasei Microsystems Co., Ltd. | Digital switching amplifier |
JP2007036736A (en) | 2005-07-27 | 2007-02-08 | Sharp Corp | Digital switching amplifier |
US20070040608A1 (en) * | 2005-08-17 | 2007-02-22 | Magrath Anthony J | Feedback controller for PWM amplifier |
US20090072897A1 (en) | 2007-09-13 | 2009-03-19 | Teng-Hung Chang | Sigma-delta class-D amplifier and control method for a sigma-delta class-D amplifier |
US7518348B1 (en) | 2005-04-20 | 2009-04-14 | National Semiconductor Corporation | Adaptive error amplifier clamp circuit to improve transient response of DC/DC converter with current mode control |
US20120049930A1 (en) | 2010-08-25 | 2012-03-01 | Modiotek Co., Ltd. | Apparatus and Method for Switching Audio Amplification |
US8212612B2 (en) * | 2010-07-19 | 2012-07-03 | Broadcom Corporation | Closed-loop class-D amplifier with modulated reference signal and related method |
US20120223772A1 (en) | 2011-03-01 | 2012-09-06 | Cristian Cerutti | Multilevel class-d amplifier |
US20130021096A1 (en) * | 2010-03-11 | 2013-01-24 | Roland Corporation | Digital amplifier |
US20130120063A1 (en) * | 2011-11-11 | 2013-05-16 | Wolfson Microelectronics Plc | Amplifier circuit |
US8643436B2 (en) * | 2011-11-22 | 2014-02-04 | Analog Devices, Inc. | Multi-level boosted Class D amplifier |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7130346B2 (en) * | 2004-05-14 | 2006-10-31 | Freescale Semiconductor, Inc. | Method and apparatus having a digital PWM signal generator with integral noise shaping |
-
2013
- 2013-01-10 US US13/738,450 patent/US8981844B2/en active Active
-
2014
- 2014-01-10 WO PCT/IB2014/000020 patent/WO2014108796A1/en active Application Filing
- 2014-01-10 EP EP14702075.4A patent/EP2944025B1/en active Active
- 2014-01-10 CN CN201480004330.6A patent/CN105027432B/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6492868B2 (en) | 2000-08-14 | 2002-12-10 | Larry Kirn | Dynamic range enhancement technique |
US20060197590A1 (en) * | 2005-01-17 | 2006-09-07 | Wen-Chi Wang | Power amplifier and method for error correcting of output signals thereof |
US20060202754A1 (en) | 2005-03-14 | 2006-09-14 | Asahi Kasei Microsystems Co., Ltd. | Digital switching amplifier |
US7518348B1 (en) | 2005-04-20 | 2009-04-14 | National Semiconductor Corporation | Adaptive error amplifier clamp circuit to improve transient response of DC/DC converter with current mode control |
JP2007036736A (en) | 2005-07-27 | 2007-02-08 | Sharp Corp | Digital switching amplifier |
US20070040608A1 (en) * | 2005-08-17 | 2007-02-22 | Magrath Anthony J | Feedback controller for PWM amplifier |
US20090072897A1 (en) | 2007-09-13 | 2009-03-19 | Teng-Hung Chang | Sigma-delta class-D amplifier and control method for a sigma-delta class-D amplifier |
US20130021096A1 (en) * | 2010-03-11 | 2013-01-24 | Roland Corporation | Digital amplifier |
US8212612B2 (en) * | 2010-07-19 | 2012-07-03 | Broadcom Corporation | Closed-loop class-D amplifier with modulated reference signal and related method |
US20120049930A1 (en) | 2010-08-25 | 2012-03-01 | Modiotek Co., Ltd. | Apparatus and Method for Switching Audio Amplification |
US20120223772A1 (en) | 2011-03-01 | 2012-09-06 | Cristian Cerutti | Multilevel class-d amplifier |
US20130120063A1 (en) * | 2011-11-11 | 2013-05-16 | Wolfson Microelectronics Plc | Amplifier circuit |
US8643436B2 (en) * | 2011-11-22 | 2014-02-04 | Analog Devices, Inc. | Multi-level boosted Class D amplifier |
Non-Patent Citations (1)
Title |
---|
International Search Report and Written Opinion of the International Searching Authority in counterpart International application No. PCT/IB2014/000020, communication dated Mar. 14, 2014. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10673397B2 (en) * | 2017-03-01 | 2020-06-02 | Novatek Microelectronics Corp. | Operational amplifier |
Also Published As
Publication number | Publication date |
---|---|
CN105027432B (en) | 2018-01-09 |
US20140191802A1 (en) | 2014-07-10 |
CN105027432A (en) | 2015-11-04 |
EP2944025A1 (en) | 2015-11-18 |
WO2014108796A1 (en) | 2014-07-17 |
EP2944025B1 (en) | 2019-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8643436B2 (en) | Multi-level boosted Class D amplifier | |
US10511263B2 (en) | Class D audio amplifier with adjustable gate drive | |
US7330069B2 (en) | Digital switching amplifier | |
CN107623495B (en) | Low noise circuit | |
US20160087518A1 (en) | Circuit for driver control of switching circuit | |
US8981844B2 (en) | Narrow voltage range multi-level output pulse modulated amplifier with one-bit hysteresis quantizer | |
US20170250654A1 (en) | Dynamic dead time management | |
US8269475B2 (en) | Class DH amplifier | |
JP2005210280A (en) | Power amplifier | |
US7782154B2 (en) | Power amplifier and modulator thereof | |
US9136805B2 (en) | Class HD power amplifier | |
US20160079860A1 (en) | Direct conversion output driver | |
US9960760B2 (en) | Multi-level output cascode power stage | |
CN113796012A (en) | Low power current steering digital-to-analog converter | |
US9419641B1 (en) | D/A conversion circuit | |
JP2008099362A (en) | DeltaSigma MODULATION CIRCUIT AND SWITCHING POWER SUPPLY EQUIPPED WITH THE DeltaSigma MODULATION CIRCUIT | |
CN105024698B (en) | Voltage sensing circuit | |
US9252764B1 (en) | Systems and methods for reducing spike voltages in a switched output stage | |
CN110663164A (en) | Power converter pre-driver system with multiple power modes | |
US11165343B2 (en) | Power supply circuit and power supply apparatus | |
US20230139467A1 (en) | Nonlinear feedforward correction in a multilevel output system | |
US7755423B2 (en) | Sigma delta class D power amplifier and method thereof | |
CN107317570B (en) | Common mode level generating circuit | |
US7816986B2 (en) | Output stage circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ANALOG DEVICES TECHNOLOGY, BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, DAN;NI, JINHUA;REEL/FRAME:029605/0939 Effective date: 20130110 |
|
AS | Assignment |
Owner name: ANALOG DEVICES GLOBAL, BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ANALOG DEVICES TECHNOLOGY;REEL/FRAME:034504/0432 Effective date: 20141210 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ANALOG DEVICES GLOBAL UNLIMITED COMPANY;REEL/FRAME:059096/0794 Effective date: 20181105 Owner name: ANALOG DEVICES GLOBAL UNLIMITED COMPANY, BERMUDA Free format text: CHANGE OF NAME;ASSIGNOR:ANALOG DEVICES GLOBAL;REEL/FRAME:059089/0791 Effective date: 20161130 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |