US8802494B2 - Method of fabricating a semiconductor device having an interposer - Google Patents

Method of fabricating a semiconductor device having an interposer Download PDF

Info

Publication number
US8802494B2
US8802494B2 US13/454,972 US201213454972A US8802494B2 US 8802494 B2 US8802494 B2 US 8802494B2 US 201213454972 A US201213454972 A US 201213454972A US 8802494 B2 US8802494 B2 US 8802494B2
Authority
US
United States
Prior art keywords
semiconductor die
interposer
formed
regions
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/454,972
Other versions
US20130109135A1 (en
Inventor
Choon Heung Lee
Ki Cheol BAE
Do Hyun Na
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amkor Technology Korea Inc
Original Assignee
Amkor Technology Korea Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US12/535,316 priority Critical patent/US8183678B2/en
Application filed by Amkor Technology Korea Inc filed Critical Amkor Technology Korea Inc
Priority to US13/454,972 priority patent/US8802494B2/en
Publication of US20130109135A1 publication Critical patent/US20130109135A1/en
Assigned to AMKOR TECHNOLOGY KOREA, INC. reassignment AMKOR TECHNOLOGY KOREA, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BAE, KI CHEOL, LEE, CHOON HEUNG, NA, DO HYUN
Application granted granted Critical
Publication of US8802494B2 publication Critical patent/US8802494B2/en
Assigned to BANK OF AMERICA, N.A. reassignment BANK OF AMERICA, N.A. PATENT SECURITY AGREEMENT Assignors: AMKOR TECHNOLOGY, INC.
Assigned to BANK OF AMERICA, N.A., AS AGENT reassignment BANK OF AMERICA, N.A., AS AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AMKOR TECHNOLOGY, INC.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06183On contiguous sides of the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13025Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/1718Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/17181On opposite sides of the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06506Wire or wire-like electrical connections between devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06551Conductive connections on the side of the device
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06572Auxiliary carrier between devices, the carrier having an electrical connection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/19011Structure including integrated passive components
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19103Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19104Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Abstract

The method of fabricating a semiconductor device may include forming a semiconductor die on a substrate, forming an interposer including at least one integrated circuit connected to the semiconductor die on the substrate or on the semiconductor die, and performing encapsulation to surround the semiconductor die and the interposer.

Description

RELATED APPLICATIONS

The present application is a divisional of U.S. patent application Ser. No. 12/535,316, entitled SEMICONDUCTOR DEVICE HAVING AN INTERPOSER, filed on Aug. 4, 2009 now U.S. Pat. No. 8,183,678, and incorporated herein by reference in its entirety.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a semiconductor device including an interposer and a method of fabricating the same.

2. Description of the Related Art

Since recent semiconductor devices are required to have high capacities and high performance, in constituting one semiconductor device, a plurality of semiconductor dies are stacked in many cases. When the semiconductor dies are stacked, it is difficult to supply electric power from a lower substrate to upper semiconductor dies, which causes the semiconductor dies to malfunction.

When static electricity is induced to the semiconductor device in the case where a human body touches the semiconductor device, the static electricity causes electrostatic discharge (ESD) to the semiconductor device. Since the ESD occurs at a high voltage, the ESD may damage the internal elements of the semiconductor device.

In addition, there are various parasitic components in the semiconductor device. The parasitic components delay or prohibit the transmission of signals to prevent the semiconductor device from immediately operating.

BRIEF SUMMARY OF THE INVENTION

The present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a sectional view illustrating a semiconductor device according to an embodiment of the present invention;

FIG. 2 is a sectional view illustrating a semiconductor device according to another embodiment of the present invention;

FIG. 3 is a sectional view illustrating a semiconductor device according to still another embodiment of the present invention;

FIG. 4 is a sectional view illustrating a semiconductor device according to still another embodiment of the present invention;

FIG. 5 is a sectional view illustrating a semiconductor device according to still another embodiment of the present invention;

FIG. 6 is a sectional view illustrating a semiconductor device according to a still another embodiment of the present invention;

FIG. 7 is a sectional view illustrating a semiconductor device according to still another embodiment of the present invention;

FIG. 8 is a flowchart illustrating a method of fabricating a semiconductor device according to an embodiment of the present invention; and

FIGS. 9A to 9E are views illustrating a method of fabricating a semiconductor device according to an embodiment of the present.

Common reference numerals are used throughout the drawings and the detailed description to indicate the same elements.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 1, a sectional view of a semiconductor device 100 according to an embodiment of the present invention is illustrated.

As illustrated in FIG. 1, the semiconductor device 100 according to an embodiment of the present invention includes a substrate 110, a first semiconductor die 120 formed on the substrate 110, an interposer 130 formed on the substrate 110, a second semiconductor die 140 formed on the interposer 130, an encapsulant 170 formed to surround the first semiconductor die 120, the interposer 130 and the second semiconductor die 140, and solder balls 180 formed under the substrate 110.

The substrate 110 provides a basis of the semiconductor device 100 according to an embodiment of the present invention. The substrate 110 includes lands 112 formed on the lower surface of an insulating layer 111, a plurality of conductive patterns 113 formed on the insulating layer 111, conductive vias 114 penetrating the insulating layer 111 to connect the lands 112 to the conductive patterns 113, and a solder mask 115 insulating the regions excluding the regions in which the lands 112 are formed.

The insulating layer 111 is plate-shaped. The insulating layer 111 is made of an electrically insulating material such as thermosetting resin, polyimide, and polymer and primarily insulates electric elements on the insulating layer 111 from the outside.

At least one or more lands 112 are provided under the insulating layer 111. In the land grid array (LGA) type, the lands 112 are electrically connected to an external circuit. In the ball grid array (BGA), the lands 112 are electrically connected to the external circuit through the solder balls 180. The lands 112 are commonly made of copper having high conductivity or an equivalent thereof.

The conductive patterns 113 are formed on the insulating layer 111. The conductive patterns 113 are electrically connected to the first semiconductor die 120, the interposer 130, and/or the second semiconductor die 140. The conductive patterns 113 are commonly made of copper having high conductivity or an equivalent thereof.

The conductive vias 114 penetrate the insulating layer 111 and electrically connect the lands 112 to the conductive patterns 113. The conductive vias 114 may be formed by filling metal in via holes in forming the conductive patterns 113.

The solder mask 115 is formed on the lower surface of the insulating layer 111. The solder mask 115 covers the regions excluding the regions in which the lands 112 are exposed to insulate the exclusive regions. The solder mask 115 is made of benzocyclobutene (BCB) resin having high insulativity, polyimide, and an equivalent thereof.

The first semiconductor die 120 is formed on the substrate 110 using conductive bumps 120 a. The first semiconductor die 120 has a through silicon via (TSV) structure. That is, the first semiconductor die 120 includes a plurality of bond pads 121 formed on one surface of the first semiconductor die 120 and through electrodes 122 that pass through the semiconductor die 120.

The bond pads 121 are formed on the first semiconductor die 120. For convenience sake, the bond pads 121 are illustrated to protrude above the first semiconductor die 120. However, the bond pads 121 may be actually formed inside the first semiconductor die 120. In addition, the active surface of the first semiconductor die 120, on which the bond pads 121 are formed, is illustrated to face upward, however, may be flipped if necessary.

The through electrodes 122 pass through the first semiconductor die 120. The through electrodes 122 are connected to correspond to the bond pads 121. Therefore, an electric signal can be transmitted to the bond pads 121 from the lower surface of the first semiconductor die 120. The through electrodes 122 are connected to the conductive bumps 120 a to transmit the electric signal to the first semiconductor die 120.

The interposer 130 is formed on the substrate 110. The interposer 130 is formed on the first semiconductor die 120 using conductive bumps 130 a to be electrically connected to the bond pads 121. The interposer 130 includes first regions 131 formed on the lower side thereof, second regions 132 formed thereon, conductive vias 133 for connecting the first regions 131 and the second regions 132 to each other, and integrated circuits 134 connected to the conductive vias 133.

The plurality of first regions 131 are formed on the lower side of the interposer 130. The first regions 131 are connected to the bond pads 121 of the first semiconductor die 120 through the conductive bumps 130 a to input and output the electric signal. The first regions 131 are made of copper having high conductivity or an equivalent thereof.

The plurality of second regions 132 are formed on the interposer 130. The second regions 132 are formed vertically on the first regions 131 to correspond to the first regions 131. The second regions 132 are also formed of copper having high conductivity or an equivalent thereof.

The conductive vias 133 are formed to pass through the interposer 130 to electrically connect the first regions 131 and the second regions 132 to each other. The conductive vias 133 may be formed by filling metal in the via holes in forming the second regions 132.

The at least one or more integrated circuits 134 are electrically connected to the conductive vias 133. Each of the integrated circuits 134 has a plurality of layers in the interposer 130 to perform individual functions.

For example, the integrated circuits 134 may constitute a decoupling capacitor. The semiconductor device 100 according to the embodiment of the present invention includes a second semiconductor die 140 provided on the first semiconductor die 120. In the structure where semiconductor dies are stacked, since the second semiconductor die 140 provided on the first semiconductor die 120 is far from the substrate 110, it is more difficult for the second semiconductor die 140 to receive electric power than the first semiconductor die 120. Therefore, the integrated circuits 134 of the interposer 130 as decoupling capacitors are provided between the first semiconductor die 120 and the second semiconductor die 140 to store the energy at the voltage applied from the substrate 110. The energy stored in the integrated circuits 134 is applied to the second semiconductor die 140 so that a constant voltage can be applied to the second semiconductor die 140 and that the reliability of operation can be improved.

On the other hand, the integrated circuits 134 may constitute an electrostatic discharge (ESD) protection circuit. When a high voltage is instantaneously induced by the electrostatic discharge generated in the case where a human body touches a semiconductor device, the internal elements of the semiconductor device may be damaged. When the static electricity is generated, the integrated circuits 134 absorb the static electricity to prevent the electrostatic from being discharged.

In addition, the integrated circuits 134 may constitute an impedance matching circuit. There are various parasitic components in the first semiconductor die 120 or the second semiconductor die 140 in accordance with the structure of the first semiconductor die 120 or the second semiconductor die 140 and the transmission of a signal may be delayed. Therefore, the integrated circuits 134 perform phase compensation for the parasitic components through impedance matching.

In addition, the integrated circuits 134 may constitute a termination. When resistance between the first semiconductor die 120 and the second semiconductor die 140 is not properly matched, it is difficult that a signal is reflected and is correctly transmitted to the second semiconductor die 140. Therefore, the integrated circuits 134 constitute the termination of the resistance component so that the electric signal of the first semiconductor die 120 can be transmitted to the second semiconductor die 140 without distortion.

The plurality of integrated circuits 134 perform one function selected from the functions, respectively. The integrated circuits 134 are electrically connected to the second semiconductor die 140 through the second regions 132 connected through the conductive vias 133. In addition, in the second regions 132, wiring lines are previously formed to the second semiconductor die 140 by fuses. Among the wiring lines, unnecessary wiring lines are removed by laser so that only some of the integrated circuits 134 may be connected to the second semiconductor die 140.

The second semiconductor die 140 is formed on the interposer 130 and is electrically connected to the interposer 130 through conductive bumps 140 a. Bond pads 141 are provided on one surface of the second semiconductor die 140. The second semiconductor die 140 is provided in the form of a flip-chip such that the bond pads 141 face downward. The second semiconductor die 141 is connected to the second regions 132 of the interposer 130 to electrically transmit and receive a signal to and from the first semiconductor die 120 and the substrate 110.

FIG. 1 illustrates the bond pads 141 of the second semiconductor die 140 to be flipped to face downward. However, the second semiconductor die 140 may have a through silicon via (TSV) structure and may be formed such that the bond pads 141 face upward.

The encapsulant 170 is formed on the substrate 110. The encapsulant 170 encapsulates the first semiconductor die 120, the interposer 130, and the second semiconductor die 140. The encapsulant 170 protects the internal elements. To this end, the encapsulant 170 may be made of one selected from the group consisting of common epoxy resin, silicon resin, and equivalents thereof.

The solder balls 180 are formed on the lower surface of the substrate 110 in the form of a ball to be electrically connected to the lands 112. The solder balls 180 are electrically connected to an external circuit so that an electric signal can be input to and output from the first semiconductor die 120, the interposer 130, and the second semiconductor die 140. The solder balls 180 may be made of a solder material.

By doing so, in the semiconductor device 100 according to the embodiment of the present invention, the integrated circuits 134 that perform the functions of the decoupling capacitor, the ESD preventing circuit, the impedance matching circuit, and the termination are formed in the interposer 130. Therefore, electric power can be smoothly supplied to the second semiconductor die 140, the semiconductor device 100 can be protected from the ESD, and a signal can be smoothly transmitted so that the reliability of operation can be guaranteed.

Hereinafter, the structure of a semiconductor device 200 according to another embodiment of the present invention will be described. The parts having the same structures and operations are denoted by the same reference numerals. Hereinafter, differences from the above-described embodiment will be mainly described.

Referring to FIG. 2, a sectional view of the semiconductor device 200 according to another embodiment of the present invention is illustrated.

As illustrated in FIG. 2, the semiconductor device 200 according to another embodiment of the present invention includes a substrate 110, a first semiconductor die 120, an interposer 230 formed on the substrate 110, a second semiconductor die 140, an encapsulant 170, and solder balls 180.

The interposer 230 is formed on the first semiconductor die 120 using conductive bumps 230 a. The interposer 230 is larger than the first semiconductor die 120. The interposer 230 includes first regions 231 formed on the lower surface of the interpose, second regions 232 formed thereon, conductive vias 233 connecting the first regions 231 and the second regions 232 to each other, and integrated circuits 234 connected to the conductive vias 233.

In addition, the interposer 230 further includes passive elements 235 formed on the lower surface thereof. The passive elements 235 are electrically connected to the first regions 231 through conductive bumps 236.

The passive elements 235 can realize parts of the functions of the integrated circuits 234 and can constitute various other elements of the semiconductor device 200 according to another embodiment of the present invention. The passive elements 235 may be so complicated that the passive elements 235 cannot be realized by the first semiconductor die 120 and the second semiconductor die 140. In this case, when the number of processes of the semiconductor dies is reduced, fabrication cost can be reduced. In addition, in order to provide the passive elements 235, the interposer 230 is larger than the first semiconductor die 120. Therefore, since the second semiconductor die 140 formed on the interposer 230 can be larger than the first semiconductor die 120, the restriction on the size of the semiconductor die 140 can be reduced.

Hereinafter, the structure of a semiconductor device 300 according to still another embodiment of the present invention will be described.

Referring to FIG. 3, a sectional view of a semiconductor device 300 according to still another embodiment of the present invention is illustrated.

As illustrated in FIG. 3, the semiconductor device 300 according to still another embodiment of the present invention includes a substrate 110, a first die 120, an interposer 330 formed on the first semiconductor die 120, a second semiconductor die 340 formed on the first semiconductor die 120, a third semiconductor die 350 formed on the second semiconductor die 340, an encapsulant 170, and solder balls 180.

The interposer 330 is formed on one side of the first semiconductor die 120. In the interposer 330, first regions 331 provided on the lower surface of the interposer 330 are connected to the bond pads 121 of the first semiconductor die 120 through conductive bumps 330 a. Integrated circuits 334 are electrically connected to conductive vias 333 for connecting the first regions 331 and second regions 332 to each other to function as the decoupling capacitor, the ESD preventing circuit, the impedance matching circuit, and the termination that are described above.

The interposer 330 divides the upper region of the first semiconductor die 120 from the second semiconductor die 340. As a result, the interposer 330 supports the third semiconductor die 350 together with the second semiconductor die 340. Therefore, when the third semiconductor die 350 larger than the second semiconductor die 340 is stacked, the third semiconductor die 350 is stably supported so that the physical force applied to the second semiconductor die 340 can be reduced.

The second semiconductor die 340 is formed on one side of the first semiconductor die 120. Bond pads 341 are provided on the second semiconductor die 340. The second semiconductor die 340 is electrically connected to the first semiconductor die 120 through electrodes 342 connected to conductive bumps 340 a. The second semiconductor die 340 is illustrated to be smaller than the first semiconductor die 120 and to run parallel with the interposer 330. In addition, the second semiconductor die 340 may be flipped so that the surface on which the bond pads 341 are formed faces downward.

The third semiconductor die 350 is formed on the interposer 330 and the second semiconductor die 340. The third semiconductor die 350 is supported by the interposer 330 and the second semiconductor die 340. The third semiconductor die 350 is provided in the form of a flip chip so that bond pads 351 face downward and is connected to the second regions 332 of the interposer 330 through conductive bumps 350 a. In addition, the third semiconductor die 350 has a TSV structure such that the bond pads 351 may face upward.

Hereinafter, the structure of a semiconductor device 400 according to still another embodiment of the present invention will be described.

Referring to FIG. 4, a sectional view of the semiconductor device 400 according to still another embodiment of the present invention is illustrated.

As illustrated in FIG. 4, the semiconductor device 400 according to still another embodiment of the present invention includes a substrate 110, a first die 420 formed on the substrate 110, an interposer 430 formed on the first semiconductor die 420, a second semiconductor die 440 formed on the interposer 430, side interposers 460 formed on the sides of the second semiconductor die 440, an encapsulant 170, and solder balls 180.

The first semiconductor die 420 is formed on the substrate 110. The first semiconductor die 420 includes bond pads 421 formed thereon, through electrodes 422 connected to the bond pads 421 passing through the semiconductor die 420, and circumferential electrodes 423 positioned at the edges of the first semiconductor die 420 among the through electrodes 422. The first semiconductor die 420 may be flipped so that the bond pads 421 face downward.

The circumferential electrodes 423 of the first semiconductor die 420 are exposed to the sides of the first semiconductor die 420. That is, the circumferential electrodes 423 are exposed through the sides of the first semiconductor die 420 as the edges of the first semiconductor die 420 are removed. The circumferential electrodes 422 may be connected to the side interposers 460.

The interposer 430 is formed on the first semiconductor die 420. The interposer 430 includes first regions 431 formed on the lower side thereof, second regions 432 formed thereon, conductive vias 433 for connecting the first regions 431 and the second regions 432 to each other, integrated circuits 434, and circumferential vias 435 formed on the sides of the interposer 430.

The circumferential vias 435 are formed at the edges of the interposer 430 among the conductive vias 433 and are exposed to the sides of the interposer 430 as the edges of the interposer 430 are removed. The circumferential vias 434 may be connected to the side interposer 460.

The second semiconductor die 440 is formed on the interposer 430. The second semiconductor die 440 is connected to the interposer 430 through conductive bumps 440 a by making bond pads 441 face downward.

The second semiconductor die 440 includes circumferential electrodes 442 having the TSV structure and formed at the edges. The circumferential electrodes 442 penetrate the second semiconductor die 440 and are exposed to the sides of the second semiconductor die 440. The circumferential electrodes 442 may be connected to the side interposer 460. In addition, the second semiconductor die 440 may be positioned so that the bond pads 441 face upward.

The side interposer 460 is connected to at least one selected from the group consisting of the first semiconductor die 420, the interposer 430, and the second semiconductor die 440. The side interposer 460 includes first regions 461 formed on one surface, second regions 462 formed on the opposite surface thereof, conductive vias 463 for connecting the first regions 461 and the second regions 462 to each other, and integrated circuits 464 connected to the conductive vias 463.

The first regions 461 are connected to the first semiconductor die 420, the interposer 430, and/or the second semiconductor die 440 through conductive bumps 460 a. The integrated circuits 464 may perform the same function as the integrated circuits 434 of the interposer 430.

Since the side interposers 460 are positioned on the circumferences of the first semiconductor die 420 and the second semiconductor die 440, it is possible to improve the space usability of the semiconductor device 400 according to still another embodiment of the present invention. Therefore, the side interposers 460 are provided so that it is possible to make the semiconductor device 400 according to still another embodiment of the present invention light, thin, short, and small.

Hereinafter, the structure of a semiconductor device 500 according to still another embodiment of the present invention will be described.

Referring to FIG. 5, a sectional view of the semiconductor device 500 according to still another embodiment of the present invention is illustrated.

As illustrated in FIG. 5, the semiconductor device 500 according to still another embodiment of the present invention includes a substrate 110, a first semiconductor die 120, an interposer 130, a second semiconductor die 540 formed on the interposer 130, an encapsulant 170, and solder balls 180.

The second semiconductor die 540 is formed on the interposer 130. The second semiconductor die 540 is attached onto the interposer 130 by an adhesive 540 a. The adhesive 540 a electrically insulates the lower surface of the second semiconductor die 540 from the second regions 132 of the interposer 130.

The second semiconductor die 540 is electrically connected to the second regions 132 of the interposer 130 through conductive wires 540 b. Therefore, only parts having necessary functions among the integrated circuits 134 of the interposer 130 may be selectively connected to the second semiconductor die 540.

By doing so, the second regions 132 of the interposer 130 are independent of the integrated circuits 134 corresponding to the second regions 132. If necessary, the second regions 132 may be selectively connected through the conductive wires 540 b. Therefore, since a fabrication method is simple, a large amount of interposers 130 can be produced.

Hereinafter, the structure of a semiconductor device 600 according to still another embodiment of the present invention will be described.

Referring to FIG. 6, a sectional view of the semiconductor device 600 according to still another embodiment of the present invention is illustrated.

As illustrated in FIG. 6, the semiconductor device 600 according to still another embodiment of the present invention includes a substrate 110, a first semiconductor die 620 formed on the substrate 110, an interposer 630 formed on the first semiconductor die 620, an encapsulant 170, and solder balls 180.

The first semiconductor die 620 is attached onto the substrate 110 by an adhesive 620 a. The first semiconductor die 620 includes a plurality of bond pads 621 formed thereon. The bond pads 621 are electrically connected to the conductive patterns 113 of the substrate 110 by conductive wires 620 b. In addition, the first semiconductor die 620 having the TSV structure may be formed so that the bond pads 621 face the substrate 110.

The interposer 630 is formed on the first semiconductor die 620. The interposer 630 is attached onto the first semiconductor die 620 by an adhesive 620 a.

The interposer 630 includes first regions 631 formed on the lower side thereof, second regions 632 formed thereon, conductive vias 633 for connecting the first regions 631 and the second regions 632 to each other, and integrated circuits 634 connected to the conductive vias 633.

The first regions 631 are electrically independent of the first semiconductor die 620 by the adhesive 620 a. The second regions 632 are electrically connected to the substrate 110 and/or the first semiconductor die 620 by the conductive wires 640 b.

Hereinafter, the structure of a semiconductor device 700 according to still another embodiment of the present invention will be described.

Referring to FIG. 7, a sectional view of the semiconductor device 700 according to still another embodiment of the present invention is illustrated.

As illustrated in FIG. 7, the semiconductor device 700 according to still another embodiment of the present invention includes a substrate 110, a first semiconductor die 620, an interposer 730 formed on the first semiconductor die 620, an encapsulant 170, and solder balls 180.

The interposer 730 is formed on the first semiconductor die 620. The interposer 730 is electrically connected to the bond pads 621 of the first semiconductor die 620 through conductive bumps 730 a. To this end, the interposer 730 is aligned with the bond pads 621 of the first semiconductor die 620.

The interposer 730 includes first regions 731 formed on the lower surface thereof, second regions 732 formed thereon, conductive vias 733 for connecting the first regions 731 and the second regions 732 to each other, and integrated circuits 734 connected to the conductive vias 733.

Hereinafter, a method of fabricating the semiconductor device 100 according to an embodiment of the present invention will be described.

FIG. 8 is a flowchart illustrating a method of fabricating the semiconductor device 100 according to the embodiment of the present invention. FIGS. 9A to 9E illustrate the method of fabricating the semiconductor device 100 according to the embodiment of the present invention.

As illustrated in FIG. 8, the semiconductor device 100 according to the embodiment of the present invention includes forming a first semiconductor die (S1), forming an interposer (S2), forming a second semiconductor die (S3), performing encapsulation (S4), and forming solder balls (S5). Hereinafter, the steps of FIG. 8 will be described with reference to FIGS. 9A to 9E.

Referring to FIGS. 8 and 9A, first, the step (S1) of forming the first semiconductor 120 on a substrate 110 is performed. The first semiconductor die 120 is formed to have the TSV structure. A plurality of bond pads 121 are provided on the first semiconductor die 120. The through electrodes 122 that pass through the first semiconductor die 120 are connected to the bond pads 121. The through electrodes 122 of the first semiconductor die 120 are connected to the conductive patterns 113 of the substrate 110 through conductive bumps 120 a.

Referring to FIGS. 8 and 9B, then, the step (S2) of forming the interposer 130 on the first semiconductor die 120 is performed. The interposer 130 is formed on the first semiconductor die 120 using the conductive bumps 130 a.

The interposer 130 includes first regions 131 formed on the lower surface thereof, second regions 132 formed thereon, conductive vias 133 for connecting the first regions 131 and the second regions 132 to each other, and at least one or more integrated circuits 134 connected to the conductive vias 133. The integrated circuits 134 may perform one function selected among the group consisting of a decoupling capacitor, an ESD preventing circuit, an impedance matching circuit, and termination.

Referring to FIGS. 8 and 9C, the step (S3) of forming the second semiconductor die 140 on the interposer 130 is performed. The second semiconductor die 140 is formed on the interposer 130 using the conductive bumps 140 a.

At this time, in the second regions 132 of the interposer 130, channels may be set to the region where the second semiconductor die 140 is attached by wiring lines through fuses. Then, when the remaining wiring lines excluding the wiring lines of the integrated circuits 134 having functions required for the second semiconductor die 140 and the second regions 132 connected thereto are removed by laser, only the integrated circuits 134 having the necessary functions can be connected to the second semiconductor die 140.

Moreover, when the second semiconductor die 140 is connected onto the interposer 130 through conductive wires, it is not necessary for the second regions 132 of the interposer 130 to include additional wiring lines. The second regions 132 of the interposer 130 and the integrated circuits 134 connected thereto may be selectively connected to the second semiconductor die 140 by the conductive wires.

Referring to FIGS. 8 and 9D, the step (S4) of performing encapsulation such that an encapsulant 170 surrounds the first semiconductor die 120, the interposer 130, and the second semiconductor die 140 is performed. The encapsulant 170 used for encapsulation may be formed of common epoxy resin and silicon resin and equivalents thereof. However, the content of the present invention is not limited to the above materials.

Referring to FIGS. 8 and 9E, the step (S5) of forming solder balls 180 on the lower surface of the substrate 110 is performed. The solder balls 180 are electrically connected to the lands 112 of the substrate 110. The solder balls 180 may be made of at least one selected among the group consisting of tin, lead, silver, and a silver alloy or a combination of the above materials.

As described above, the semiconductor device 100 according to the embodiment of the present invention may be fabricated. In the semiconductor device 100 according to an embodiment of the present invention, the integrated circuits 134 are provided in the interposer 130 to provide the functions of the decoupling capacitor, the ESD preventing circuit, the impedance matching circuit, and the termination and to improve reliability.

This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process, may be implemented by one skilled in the art in view of this disclosure.

Claims (3)

What is claimed is:
1. A method of fabricating a semiconductor device, the method comprising:
forming a semiconductor die on a substrate, wherein the semiconductor die comprises through electrodes passing through the semiconductor die;
forming an interposer including at least one integrated circuit connected to the semiconductor die therein on the substrate or on the semiconductor die;
coupling side interposers electrically on the sides of at least one of the semiconductor die and interposer; and
performing encapsulation to surround the semiconductor die, the interposer, and the side interposers.
2. The method of claim 1, wherein the interposer comprises a plurality of integrated circuits to be selectively connected to the semiconductor die.
3. The method of claim 1, wherein the interposer is selectively connected to the semiconductor die through conductive wires or is selectively connected to the semiconductor die by removing parts of fuse that constituting wiring lines by laser.
US13/454,972 2009-08-04 2012-04-24 Method of fabricating a semiconductor device having an interposer Active 2029-11-10 US8802494B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/535,316 US8183678B2 (en) 2009-08-04 2009-08-04 Semiconductor device having an interposer
US13/454,972 US8802494B2 (en) 2009-08-04 2012-04-24 Method of fabricating a semiconductor device having an interposer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/454,972 US8802494B2 (en) 2009-08-04 2012-04-24 Method of fabricating a semiconductor device having an interposer

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/535,316 Division US8183678B2 (en) 2009-08-04 2009-08-04 Semiconductor device having an interposer

Publications (2)

Publication Number Publication Date
US20130109135A1 US20130109135A1 (en) 2013-05-02
US8802494B2 true US8802494B2 (en) 2014-08-12

Family

ID=43534185

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/535,316 Active 2030-07-20 US8183678B2 (en) 2009-08-04 2009-08-04 Semiconductor device having an interposer
US13/454,972 Active 2029-11-10 US8802494B2 (en) 2009-08-04 2012-04-24 Method of fabricating a semiconductor device having an interposer

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/535,316 Active 2030-07-20 US8183678B2 (en) 2009-08-04 2009-08-04 Semiconductor device having an interposer

Country Status (1)

Country Link
US (2) US8183678B2 (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9397038B1 (en) 2015-02-27 2016-07-19 Invensas Corporation Microelectronic components with features wrapping around protrusions of conductive vias protruding from through-holes passing through substrates
US9412806B2 (en) 2014-06-13 2016-08-09 Invensas Corporation Making multilayer 3D capacitors using arrays of upstanding rods or ridges
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US9953914B2 (en) 2012-05-22 2018-04-24 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10008477B2 (en) 2013-09-16 2018-06-26 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US10008469B2 (en) 2015-04-30 2018-06-26 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10062661B2 (en) 2011-05-03 2018-08-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US10128216B2 (en) 2010-07-19 2018-11-13 Tessera, Inc. Stackable molded microelectronic packages
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US10297582B2 (en) 2012-08-03 2019-05-21 Invensas Corporation BVA interposer
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10460958B2 (en) 2013-08-07 2019-10-29 Invensas Corporation Method of manufacturing embedded packaging with preformed vias
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10529636B2 (en) 2014-01-17 2020-01-07 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI420640B (en) * 2008-05-28 2013-12-21 Siliconware Prec Ind Co Ltd Semiconductor package device, semiconductor package structure, and method for fabricating the same
KR101563630B1 (en) * 2009-09-17 2015-10-28 에스케이하이닉스 주식회사 Semiconductor package
US8391018B2 (en) * 2009-09-28 2013-03-05 Qualcomm Incorporated Semiconductor die-based packaging interconnect
US8053898B2 (en) * 2009-10-05 2011-11-08 Samsung Electronics Co., Ltd. Connection for off-chip electrostatic discharge protection
US8618629B2 (en) * 2009-10-08 2013-12-31 Qualcomm Incorporated Apparatus and method for through silicon via impedance matching
KR101046394B1 (en) * 2010-02-03 2011-07-05 주식회사 하이닉스반도체 Stack package
TWI413236B (en) * 2010-06-11 2013-10-21 Ind Tech Res Inst Esd protection scheme for semiconductor device stacking process
JP5826532B2 (en) * 2010-07-15 2015-12-02 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
US8598695B2 (en) * 2010-07-23 2013-12-03 Tessera, Inc. Active chip on carrier or laminated chip having microelectronic element embedded therein
US8754516B2 (en) * 2010-08-26 2014-06-17 Intel Corporation Bumpless build-up layer package with pre-stacked microelectronic devices
US8508045B2 (en) 2011-03-03 2013-08-13 Broadcom Corporation Package 3D interconnection and method of making same
US9064781B2 (en) * 2011-03-03 2015-06-23 Broadcom Corporation Package 3D interconnection and method of making same
JP2012230961A (en) * 2011-04-25 2012-11-22 Elpida Memory Inc Semiconductor device
KR101140113B1 (en) * 2011-04-26 2012-04-30 앰코 테크놀로지 코리아 주식회사 Semiconductor device
US9177893B2 (en) * 2011-05-17 2015-11-03 Infineon Technologies Ag Semiconductor component with a front side and a back side metallization layer and manufacturing method thereof
JP5998459B2 (en) * 2011-11-15 2016-09-28 ローム株式会社 Semiconductor device, manufacturing method thereof, and electronic component
US8779849B2 (en) * 2012-01-27 2014-07-15 Micron Technology, Inc. Apparatuses and methods for providing capacitance in a multi-chip module
US20140001623A1 (en) * 2012-06-28 2014-01-02 Pramod Malatkar Microelectronic structure having a microelectronic device disposed between an interposer and a substrate
US9129935B1 (en) 2012-10-05 2015-09-08 Altera Corporation Multi-chip packages with reduced power distribution network noise
JP5543567B2 (en) * 2012-10-22 2014-07-09 誠 雫石 Manufacturing method of semiconductor device
US9213386B2 (en) 2012-10-22 2015-12-15 Micron Technology, Inc. Apparatuses and methods and for providing power responsive to a power loss
KR101366461B1 (en) 2012-11-20 2014-02-26 앰코 테크놀로지 코리아 주식회사 Semiconductor device and manufacturing method thereof
US9362252B2 (en) 2013-03-13 2016-06-07 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus of ESD protection in stacked die semiconductor device
KR101473093B1 (en) * 2013-03-22 2014-12-16 앰코 테크놀로지 코리아 주식회사 Semiconductor device and manufacturing method thereof
US9799592B2 (en) 2013-11-19 2017-10-24 Amkor Technology, Inc. Semicondutor device with through-silicon via-less deep wells
US20150303172A1 (en) * 2014-04-22 2015-10-22 Broadcom Corporation Reconstitution techniques for semiconductor packages
US10381326B2 (en) * 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9613857B2 (en) * 2014-10-30 2017-04-04 Taiwan Semiconductor Manufacturing Company, Ltd. Electrostatic discharge protection structure and method
JP6449760B2 (en) * 2015-12-18 2019-01-09 ルネサスエレクトロニクス株式会社 Semiconductor device
WO2017217986A1 (en) * 2016-06-15 2017-12-21 Intel Corporation Semiconductor package having inductive lateral interconnects
US20180019194A1 (en) * 2016-07-14 2018-01-18 Semtech Corporation Low Parasitic Surface Mount Circuit Over Wirebond IC
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US10374106B2 (en) * 2017-04-13 2019-08-06 Globalfoundaries Inc. Integrated graphene detectors with waveguides
US10541209B2 (en) 2017-08-03 2020-01-21 General Electric Company Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof
US10541153B2 (en) * 2017-08-03 2020-01-21 General Electric Company Electronics package with integrated interconnect structure and method of manufacturing thereof
EP3547363A1 (en) * 2018-03-29 2019-10-02 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Electronic assembly and electronic system with impedance matched interconnect structures

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6849802B2 (en) * 2002-02-06 2005-02-01 Samsung Electronics Co., Ltd Semiconductor chip, chip stack package and manufacturing method
US7190061B2 (en) * 2003-01-03 2007-03-13 Samsung Electronics Co., Ltd. stack package made of chip scale packages
US20080296697A1 (en) * 2007-05-29 2008-12-04 Chao-Shun Hsu Programmable semiconductor interposer for electronic package and method of forming
US7936060B2 (en) * 2009-04-29 2011-05-03 International Business Machines Corporation Reworkable electronic device assembly and method

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6104082A (en) * 1998-04-24 2000-08-15 International Business Machines Corporation Metallization structure for altering connections
US6137161A (en) * 1999-09-14 2000-10-24 International Business Machines Corporation Interposer array module for capacitive decoupling and filtering
US6672912B2 (en) * 2000-03-31 2004-01-06 Intel Corporation Discrete device socket and method of fabrication therefor
US6970362B1 (en) * 2000-07-31 2005-11-29 Intel Corporation Electronic assemblies and systems comprising interposer with embedded capacitors
JP2004128219A (en) * 2002-10-02 2004-04-22 Shinko Electric Ind Co Ltd Semiconductor device with additional function and its manufacturing method
JP4377617B2 (en) * 2003-06-20 2009-12-02 日本特殊陶業株式会社 Capacitor, semiconductor element with capacitor, wiring board with capacitor, and electronic unit including semiconductor element, capacitor, and wiring board
US7268419B2 (en) * 2004-06-17 2007-09-11 Apple Inc. Interposer containing bypass capacitors for reducing voltage noise in an IC device
US7149072B2 (en) * 2004-11-04 2006-12-12 Samsung Electro-Mechanics Co., Ltd. Multilayered chip capacitor array
US20060228855A1 (en) * 2005-03-29 2006-10-12 Intel Corporation Capacitor with co-planar electrodes
US7486525B2 (en) * 2006-08-04 2009-02-03 International Business Machines Corporation Temporary chip attach carrier
US20080054429A1 (en) * 2006-08-25 2008-03-06 Bolken Todd O Spacers for separating components of semiconductor device assemblies, semiconductor device assemblies and systems including spacers and methods of making spacers
US7378733B1 (en) * 2006-08-29 2008-05-27 Xilinx, Inc. Composite flip-chip package with encased components and method of fabricating same
JP5003082B2 (en) * 2006-09-26 2012-08-15 富士通株式会社 Interposer and manufacturing method thereof
US20080192452A1 (en) * 2007-02-12 2008-08-14 Randall Michael S Passive electronic device
US7911802B2 (en) * 2007-04-06 2011-03-22 Ibiden Co., Ltd. Interposer, a method for manufacturing the same and an electronic circuit package

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6849802B2 (en) * 2002-02-06 2005-02-01 Samsung Electronics Co., Ltd Semiconductor chip, chip stack package and manufacturing method
US7190061B2 (en) * 2003-01-03 2007-03-13 Samsung Electronics Co., Ltd. stack package made of chip scale packages
US20080296697A1 (en) * 2007-05-29 2008-12-04 Chao-Shun Hsu Programmable semiconductor interposer for electronic package and method of forming
US7936060B2 (en) * 2009-04-29 2011-05-03 International Business Machines Corporation Reworkable electronic device assembly and method

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10128216B2 (en) 2010-07-19 2018-11-13 Tessera, Inc. Stackable molded microelectronic packages
US10593643B2 (en) 2011-05-03 2020-03-17 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US10062661B2 (en) 2011-05-03 2018-08-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US10510659B2 (en) 2012-05-22 2019-12-17 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9953914B2 (en) 2012-05-22 2018-04-24 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US10170412B2 (en) 2012-05-22 2019-01-01 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US10297582B2 (en) 2012-08-03 2019-05-21 Invensas Corporation BVA interposer
US10460958B2 (en) 2013-08-07 2019-10-29 Invensas Corporation Method of manufacturing embedded packaging with preformed vias
US10008477B2 (en) 2013-09-16 2018-06-26 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US10629567B2 (en) 2013-11-22 2020-04-21 Invensas Corporation Multiple plated via arrays of different wire heights on same substrate
US10290613B2 (en) 2013-11-22 2019-05-14 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10529636B2 (en) 2014-01-17 2020-01-07 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9865675B2 (en) 2014-06-13 2018-01-09 Invensas Corporation Making multilayer 3D capacitors using arrays of upstanding rods or ridges
US9412806B2 (en) 2014-06-13 2016-08-09 Invensas Corporation Making multilayer 3D capacitors using arrays of upstanding rods or ridges
US10177086B2 (en) 2015-02-27 2019-01-08 Invensas Corporation Microelectronic components with features wrapping around protrusions of conductive vias protruding from through-holes passing through substrates
US9947618B2 (en) 2015-02-27 2018-04-17 Invensas Corporation Microelectronic components with features wrapping around protrusions of conductive vias protruding from through-holes passing through substrates
US9691702B2 (en) 2015-02-27 2017-06-27 Invensas Corporation Microelectronic components with features wrapping around protrusions of conductive vias protruding from through-holes passing through substrates
US10522457B2 (en) 2015-02-27 2019-12-31 Invensas Corporation Microelectronic components with features wrapping around protrusions of conductive vias protruding from through-holes passing through substrates
US9397038B1 (en) 2015-02-27 2016-07-19 Invensas Corporation Microelectronic components with features wrapping around protrusions of conductive vias protruding from through-holes passing through substrates
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US10008469B2 (en) 2015-04-30 2018-06-26 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US10559537B2 (en) 2015-10-12 2020-02-11 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10115678B2 (en) 2015-10-12 2018-10-30 Invensas Corporation Wire bond wires for interference shielding
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US10043779B2 (en) 2015-11-17 2018-08-07 Invensas Corporation Packaged microelectronic device for a package-on-package device
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10325877B2 (en) 2015-12-30 2019-06-18 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10658302B2 (en) 2016-07-29 2020-05-19 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor

Also Published As

Publication number Publication date
US20110031598A1 (en) 2011-02-10
US20130109135A1 (en) 2013-05-02
US8183678B2 (en) 2012-05-22

Similar Documents

Publication Publication Date Title
US10559537B2 (en) Wire bond wires for interference shielding
US9685400B2 (en) Semiconductor package and method of forming the same
US9076789B2 (en) Semiconductor device having a high frequency external connection electrode positioned within a via hole
JP6290464B2 (en) Semiconductor device and manufacturing method of semiconductor device
TWI685903B (en) Semiconductor device and method of forming microelectromechanical systems (mems) package
US9607947B2 (en) Reliable microstrip routing for electronics components
US10134663B2 (en) Semiconductor device
KR101411813B1 (en) Semiconductor device and manufacturing method thereof
US8502352B2 (en) Semiconductor device with conductive vias between saw streets
US8937370B2 (en) Memory device and fabricating method thereof
TWI581400B (en) Package-on-packages and method of forming the same
US8269335B2 (en) Multilayer semiconductor device and electronic equipment
KR101429344B1 (en) Semiconductor Package and Manufacturing Methode thereof
US20180350768A1 (en) Silicon Interposer Sndwich Structure for ESD, EMI, and EMC Shielding and Protection
US9275929B2 (en) Package assembly having a semiconductor substrate
KR100511728B1 (en) Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same
US7297614B2 (en) Method for fabricating circuitry component
TWI421987B (en) Wafer level integration package
TWI429050B (en) Stack die packages
US7411281B2 (en) Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same
US20180040586A1 (en) Chip Package Having Die Structures of Different Heights and Method of Forming Same
US7148560B2 (en) IC chip package structure and underfill process
DE112007003111B4 (en) Method for picking up existing silicon chips in three-dimensionally integrated stacks, device and system
US8035231B2 (en) Semiconductor device and method of manufacturing the same
US6815254B2 (en) Semiconductor package with multiple sides having package contacts

Legal Events

Date Code Title Description
AS Assignment

Owner name: AMKOR TECHNOLOGY KOREA, INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, CHOON HEUNG;BAE, KI CHEOL;NA, DO HYUN;REEL/FRAME:033256/0140

Effective date: 20090803

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: BANK OF AMERICA, N.A., TEXAS

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:035613/0592

Effective date: 20150409

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:046683/0139

Effective date: 20180713