US8619479B2 - Method for synchronizing signals and processing data - Google Patents

Method for synchronizing signals and processing data Download PDF

Info

Publication number
US8619479B2
US8619479B2 US13/219,625 US201113219625A US8619479B2 US 8619479 B2 US8619479 B2 US 8619479B2 US 201113219625 A US201113219625 A US 201113219625A US 8619479 B2 US8619479 B2 US 8619479B2
Authority
US
United States
Prior art keywords
strobe signal
data strobe
preamble
data
inputted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/219,625
Other versions
US20120120744A1 (en
Inventor
Sang Sic Yoon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to KR10-2010-0113784 priority Critical
Priority to KR1020100113784A priority patent/KR20120052567A/en
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YOON, SANG SIC
Publication of US20120120744A1 publication Critical patent/US20120120744A1/en
Application granted granted Critical
Publication of US8619479B2 publication Critical patent/US8619479B2/en
Application status is Active legal-status Critical
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093Input synchronization
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters

Abstract

A method for synchronizing signals includes the steps of receiving a preamble of a data strobe signal in response to a write preamble command, and synchronizing the data strobe signal with a clock signal through the preamble of the data strobe signal.

Description

CROSS-REFERENCES TO RELATED APPLICATION

The present application claims priority under 35 U.S.C. §119(a) to Korean application number 10-2010-0113784, filed on Dec. 16, 2010, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety.

BACKGROUND

1. Technical Field

The present invention relates generally to a semiconductor memory and more particularly to a technology for synchronizing timing of a data strobe signal with timing of a clock signal.

2. Related Art

The degree of high integration and the operating speeds of the semiconductor apparatuses, integrated circuits, etc. have continuously improved over time. The semiconductor apparatuses and the integrated circuits operate in synchronization with a periodic pulse signal such as a clock to increase the operational speed and allow efficient internal operations. Most semiconductor apparatuses and integrated circuits operate using an external clock and/or a self-generated internal clock.

In a semiconductor memory apparatus, data are inputted in synchronization with a data strobe signal DQS, and a command signal is inputted in synchronization with a clock signal CLK. When operating a high speed data input/output operations, the timing margin between two DQS and CLK signals is reduced, and it may lead to problems in the data input/output operations, which will be described in more detail with respect to FIGS. 1A-1C.

FIG. 1A-1C are timing diagrams related to an operation when a ‘tccd’ (for example, an internal burst length) is a 4tck (CASE A), 5tck (CASE B), and 6tck (CASE C), respectively.

In the CASE A, (1) the pattern of a preamble of a data strobe signal DQS is recognized, (2) the position of the preamble of the data strobe signal DQS is determined, and (3) a clock signal CLK and the data strobe signal DQS are synchronized to each other. The data then can be inputted for storage in an internal memory block, in response to first and second write commands WT and in synchronization with the data strobe signal DQS, which is internally synchronized with the clock signal CLK.

In the CASE B and CASE C, (1) the pattern of a preamble of a first data strobe signal DQS is recognized, (2) the position of the data strobe signal DQS is determined, and (3) a clock signal CLK and the data strobe signal DQS are synchronized to each other. Data, which is inputted in response to a first write command WT, is processed by the internally synchronized clock signal CLK and the data strobe signal DQS, and is stored in the internal memory block. The pattern of a preamble of a second data strobe signal DQS is recognized, the position of the preamble of the data strobe signal DQS is determined, and the clock signal CLK and the data strobe signal DQS are resynchronized with each other. Data, which is inputted in response to a second write command WT, is processed by the internally resynchronized clock signal CLK and data strobe signal DQS, and is stored in the internal memory block.

As described above, in order to synchronize the clock signal CLK and the data strobe signal DQS, the general semiconductor memory apparatus promises the position of the preamble of the data strobe signal and adjusts the width of the preamble. However, in order to perform the above-mentioned operation, it is necessary for the semiconductor memory apparatus to include an additional preamble detection circuit for detecting position information of the preamble.

SUMMARY

A signal synchronization method capable of synchronizing a data strobe signal with a clock signal through a write preamble command is described herein.

A data processing method capable of processing data using synchronized clock signal CLK and data strobe signal DQS is described herein.

In an embodiment of the present invention, a method for synchronizing signals includes the steps of: receiving a preamble of a data strobe signal in response to a write preamble command; and synchronizing the data strobe signal with a clock signal through the preamble of the data strobe signal.

In an embodiment of the present invention, a method for processing data, which is input in synchronization with a data strobe signal, includes the steps of: receiving a preamble of the data strobe signal in response to a write preamble command; synchronizing timing of the data strobe signal with timing of a clock signal through the preamble of the data strobe signal; and processing data, which is input in synchronization with the data strobe signal, under a control of the data strobe signal and the clock signal.

In an embodiment of the present invention, a method for processing data, which is input in synchronization with a data strobe signal, includes the steps of: receiving a preamble of the data strobe signal in response to a first write preamble command; synchronizing timing of the data strobe signal with timing of a clock signal through the preamble of the data strobe signal; processing first data, which is input in synchronization with the data strobe signal, under a control of the data strobe signal and the clock signal; processing second data, which is input in response to a first write command, under the control of the data strobe signal and the clock signal; receiving the preamble of the data strobe signal in response to a second write preamble command; resynchronizing the timing of the data strobe signal with the timing of the clock signal through the preamble of the data strobe signal; and processing third data, which is input in synchronization with the data strobe signal, under the control of the data strobe signal and the clock signal.

BRIEF DESCRIPTION OF THE DRAWINGS

Features, aspects, and embodiments are described in conjunction with the attached drawings, in which:

FIGS. 1A-1C are timing diagrams related to a known internal operation of a general semiconductor memory apparatus; and

FIG. 2A-2C are timing diagrams related to an internal operation of a semiconductor memory apparatus according to an embodiment of the present invention.

DETAILED DESCRIPTION

Hereinafter, a signal synchronization method and a data processing method according to exemplary embodiments of the is present invention will be described in detail with reference to the accompanying drawings

FIG. 2A-2C are timing diagrams related to an internal operation of a semiconductor memory apparatus according to an embodiment of the present invention.

In the semiconductor memory apparatus according to an embodiment of the present invention, a preamble of a data strobe signal DQS is inputted in response to a write preamble command WTP. Consequently, no preamble detection circuit (which would have been needed to detecting position information of a preamble) is required, and it is therefore possible to recognize through the write preamble command WTP that a preamble has been inputted with no need for a preamble detection circuit. When the write preamble command WTP is inputted, data is inputted in synchronization with the data strobe signal DQS after the preamble of the data strobe signal DQS is inputted.

FIGS. 2A-2C are timing diagrams related to an operation when a ‘tccd’ (for example, an internal burst length) is a 4tck (CASE A), 5tck (CASE B), and 6tck (CASE C), respectively.

In the CASE A, when a preamble of a data strobe signal DQS is inputted in response to a write preamble command WTP, the timing of the data strobe signal DQS is synchronized with the timing of a clock signal through the preamble of the data strobe signal DQS. Data is then inputted in synchronization with the data strobe signal DQS. The data is inputted in synchronization with the data strobe signal DQS after the preamble is inputted, and the data is then processed by the clock signal CLK and data strobe signal DQS that are internally synchronized to each other and stored in an internal memory block.

In the CASE B and CASE C, when a preamble of a data strobe signal DQS is inputted in response to a first write preamble command WTP, timing of the data strobe signal DQS is synchronized with the timing of a clock signal CLK through the preamble of the data strobe signal DQS. After the preamble is inputted, data is inputted in synchronization with the data strobe signal DQS, and then the inputted data is processed by the clock signal CLK and data strobe signal DQS that are internally synchronized to each other and stored in the internal memory block. When the preamble of the data strobe signal DQS is inputted in response to a second write preamble command WTP, the timing of the clock signal CLK is resynchronized with the timing of the strobe signal DQS through the preamble of the data strobe signal DQS. After the preamble is inputted, data is inputted in synchronization with the data strobe signal DQS, and the inputted data is processed by the internally synchronized clock signal CLK and data strobe signal DQS and stored in the internal memory block.

That is, whenever a write preamble command WTP is inputted, a data processing operation is performed after having newly updated a synchronization operation between the clock signal CLK and the data strobe signal DQS. Furthermore, when the write command WT is inputted, only the data processing operation is performed under the control of the synchronized clock signal CLK and data strobe signal DQS.

As described above, the signal synchronization method includes, inter alia, a step of receiving a preamble of a data strobe signal in response to a write preamble command, and a step of synchronizing the data strobe signal with a clock signal through the preamble of the data strobe signal.

Furthermore, a method for processing data that is inputted in synchronization with a data strobe signal includes, inter alia, a step of receiving a preamble of the data strobe signal in response to a write preamble command, a step of synchronizing timing of the data strobe signal with timing of a clock signal through the preamble of the data strobe signal, and a step of processing data input in synchronization with the data strobe signal under the control of the data strobe signal and the clock signal.

Furthermore, a method for processing data that is inputted in synchronization with a data strobe signal includes, inter alia, a step of receiving a preamble of the data strobe signal in response to a first write preamble command, a step of synchronizing timing of the data strobe signal with timing of a clock signal through the preamble of the data strobe signal, a step of processing first data, which is inputted in synchronization with the data strobe signal, under the control of the data strobe signal and the clock signal, a step of processing second data, which is input in response to a first write command, under the control of the data strobe signal and the clock signal, a step of receiving the preamble of the data strobe signal in response to a second write preamble command, a step of resynchronizing the timing of the data strobe signal with the timing of the clock signal through the preamble of the data strobe signal, and a step of processing third data, which is input in synchronization with the data strobe signal, under the control of the data strobe signal and the clock signal.

While certain embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the signal synchronization method and the data processing method described herein should not be limited based on the described embodiments. Rather, the signal synchronization method and the data processing method described herein should only be limited in light of the claims that follow when taken in conjunction with the above description and accompanying drawings.

Claims (5)

What is claimed is:
1. A method of synchronizing signals, comprising the steps of:
updating a synchronization operation between a clock signal and a data strobe signal when a write preamble command is inputted,
wherein the updating the synchronization operation comprises;
receiving a preamble of the data strobe signal in response to the write preamble command, and
synchronizing the data strobe signal with the clock signal through the preamble of the data strobe signal; and
wherein the updating the synchronization operation is not performed when a write command is inputted.
2. The method of claim 1, wherein data is inputted in synchronization with the data strobe signal, which is synchronized with the clock signal, after the preamble is inputted for storage in an internal memory block.
3. A method of processing data that is inputted in synchronization with a data strobe signal, comprising the steps of:
performing a data processing operation after haying newly updated a synchronization operation between a clock signal and the data strobe signal when a write preamble command is inputted,
wherein the performing the data processing operation comprises;
receiving a preamble of the data strobe signal in response to the write preamble command;
synchronizing timing of the data strobe signal with timing of the clock signal through the preamble of the data strobe signal; and
processing data, which is input in synchronization with the data strobe signal, under a control of the data strobe signal and the clock signal,
wherein the synchronization operation is not newly updated and the performing the data processing operation is only performed when a write command is inputted.
4. The method of claim 3, wherein data is inputted in synchronization with the data strobe signal, which is synchronized with the clock signal, after the preamble is inputted for storage in an internal memory block.
5. A method of processing data that is inputted in synchronization with a data strobe signal, comprising the steps of:
receiving a preamble of the data strobe signal in response to a first write preamble command;
synchronizing timing of the data strobe signal with timing of a clock signal through the preamble of the data strobe signal;
processing first data, which is inputted in synchronization with the data strobe signal, under a control of the data strobe signal and the clock signal;
processing second data, which is inputted in response to a first write command, under the control of the data strobe signal and the clock signal;
receiving the preamble of the data strobe signal in response to a second write preamble command;
resynchronizing the timing of the data strobe signal with the timing of the clock signal through the preamble of the data strobe signal; and
processing third data, which is input in synchronization with the data strobe signal, under the control of the data strobe signal and the clock signal.
US13/219,625 2010-11-16 2011-08-27 Method for synchronizing signals and processing data Active 2032-02-23 US8619479B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR10-2010-0113784 2010-11-16
KR1020100113784A KR20120052567A (en) 2010-11-16 2010-11-16 Method of synchronizing signals and processing data

Publications (2)

Publication Number Publication Date
US20120120744A1 US20120120744A1 (en) 2012-05-17
US8619479B2 true US8619479B2 (en) 2013-12-31

Family

ID=46047654

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/219,625 Active 2032-02-23 US8619479B2 (en) 2010-11-16 2011-08-27 Method for synchronizing signals and processing data

Country Status (2)

Country Link
US (1) US8619479B2 (en)
KR (1) KR20120052567A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130208554A1 (en) * 2012-02-15 2013-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. Tracking mechanisms
US9324393B2 (en) 2012-02-15 2016-04-26 Taiwan Semiconductor Manufacturing Company, Ltd. Tracking mechanisms

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6061292A (en) * 1998-08-21 2000-05-09 Winbond Electronics Corporation Method and circuit for triggering column select line for write operations
US6680869B2 (en) * 1999-10-19 2004-01-20 Hitachi, Ltd. Semiconductor device
US7372745B2 (en) * 2005-09-14 2008-05-13 Elpida Memory, Inc. Semiconductor memory device with no latch error

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6061292A (en) * 1998-08-21 2000-05-09 Winbond Electronics Corporation Method and circuit for triggering column select line for write operations
US6680869B2 (en) * 1999-10-19 2004-01-20 Hitachi, Ltd. Semiconductor device
US7372745B2 (en) * 2005-09-14 2008-05-13 Elpida Memory, Inc. Semiconductor memory device with no latch error

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130208554A1 (en) * 2012-02-15 2013-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. Tracking mechanisms
US9001613B2 (en) * 2012-02-15 2015-04-07 Taiwan Semiconductor Manufacturing Company, Ltd. Tracking mechanisms
US9324393B2 (en) 2012-02-15 2016-04-26 Taiwan Semiconductor Manufacturing Company, Ltd. Tracking mechanisms

Also Published As

Publication number Publication date
KR20120052567A (en) 2012-05-24
US20120120744A1 (en) 2012-05-17

Similar Documents

Publication Publication Date Title
US6819151B2 (en) Method and circuit for adjusting the timing of output data based on an operational mode of output drivers
CN1172247C (en) Storage controlling apparatus and tis controllong method
JP4070051B2 (en) Data masking method and circuit for semiconductor memory device, and semiconductor memory device having the circuit
US6801989B2 (en) Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
KR100624871B1 (en) Clock latency compensation circuit for ddr timing
US20040218461A1 (en) Semiconductor device for domain crossing
US6707723B2 (en) Data input circuits and methods of inputting data for a synchronous semiconductor memory device
DE69838852T2 (en) Method and device for coupling signals between two circuits, working in various clock areas
US20050034006A1 (en) Method and apparatus for improving output skew
US6215710B1 (en) Apparatus and method for controlling data strobe signal in DDR SDRAM
JP2005322374A (en) Semiconductor memory device for controlling data output timing by frequency variation
US6198688B1 (en) Interface for synchronous semiconductor memories
US20110044116A1 (en) System and method for capturing data signals using a data strobe signal
US6898648B2 (en) Memory bus polarity indicator system and method for reducing the affects of simultaneous switching outputs (SSO) on memory bus timing
US7020031B2 (en) Synchronous semiconductor memory devices and data strobe input buffers with an input buffer circuit and a detection circuit for buffering data thereto
US7266022B2 (en) Memory interface control circuit
US7706210B2 (en) Semiconductor memory device including delay locked loop and method for driving the same
JP2006127515A (en) Memory system controlling interface timing in memory module and timing control method
KR100464034B1 (en) Method for clock synchronizing
JP2002025261A (en) Method and circuit for inputting-outputting data and system for adopting semiconductor memory device provided with the same
KR20020061351A (en) Latency circuit and method for high frequency operation and synchronous semiconductor memory device including the same
US8045663B2 (en) Circuit and method for removing skew in data transmitting/receiving system
US6075393A (en) Clock synchronous semiconductor device system and semiconductor devices used with the same
US20120163104A1 (en) Delay adjustment device, semiconductor device and delay adjustment method
KR100902795B1 (en) Interface circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YOON, SANG SIC;REEL/FRAME:026818/0065

Effective date: 20110725

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4