US8536042B2 - Method of forming a topside contact to a backside terminal of a semiconductor device - Google Patents

Method of forming a topside contact to a backside terminal of a semiconductor device Download PDF

Info

Publication number
US8536042B2
US8536042B2 US12/982,509 US98250910A US8536042B2 US 8536042 B2 US8536042 B2 US 8536042B2 US 98250910 A US98250910 A US 98250910A US 8536042 B2 US8536042 B2 US 8536042B2
Authority
US
United States
Prior art keywords
forming
epitaxial layer
region
semiconductor device
sidewall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/982,509
Other versions
US20110097894A1 (en
Inventor
John T. Andrews
Hamza Yilmaz
Bruce Marchant
Ihsiu Ho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Components Industries LLC
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corp filed Critical Fairchild Semiconductor Corp
Priority to US12/982,509 priority Critical patent/US8536042B2/en
Publication of US20110097894A1 publication Critical patent/US20110097894A1/en
Application granted granted Critical
Publication of US8536042B2 publication Critical patent/US8536042B2/en
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: FAIRCHILD SEMICONDUCTOR CORPORATION
Assigned to SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FAIRCHILD SEMICONDUCTOR CORPORATION
Assigned to FAIRCHILD SEMICONDUCTOR CORPORATION reassignment FAIRCHILD SEMICONDUCTOR CORPORATION RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: DEUTSCHE BANK AG NEW YORK BRANCH
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Assigned to FAIRCHILD SEMICONDUCTOR CORPORATION, SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment FAIRCHILD SEMICONDUCTOR CORPORATION RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to FAIRCHILD SEMICONDUCTOR CORPORATION, SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment FAIRCHILD SEMICONDUCTOR CORPORATION RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7809—Vertical DMOS transistors, i.e. VDMOS transistors having both source and drain contacts on the same surface, i.e. Up-Drain VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/872—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01055—Cesium [Cs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Definitions

  • the present invention relates in general to semiconductor devices, and more particularly to a method and structure for making a topside contact to a semiconductor substrate.
  • FIG. 1A shows a cross-sectional view of a conventional device structure with a backside contact. As shown, a N ⁇ region 101 is formed over a N+ substrate region 102 . A conductive interconnect layer 103 formed at the bottom of the substrate is used as a backside contact. For certain applications it may be desirable to contact the substrate from the topside of the device.
  • FIGS. 1B-1C show cross-section views illustrating two conventional techniques for contacting the bottom terminal of a device through the topside.
  • a heavily doped diffused region 105 extends through N ⁇ region 101 to reach N+ substrate region 102 .
  • a conductive interconnect layer 107 is formed over diffused region 105 , which together with diffused region 105 forms a topside contact to N+ substrate region 102 .
  • a deep trench 108 is formed through N ⁇ region 101 to reach N+ substrate region 102 . Then a conductive material 109 is used to fill the trench, thus forming a topside contact to N+ substrate region 102 .
  • diffused region 105 in FIG. 1B requires a high temperature drive-in process after a diffusion or implant step. This leads to wide lateral out-diffusion and high thermal budget.
  • FIG. 1C the process of making a deep trench and then filling it with a conductive material is often complicated. If polysilicon is used to fill the trench, it is often difficult to obtain highly doped polysilicon to form a low resistivity topside contact.
  • a vertically conducting semiconductor device includes a semiconductor substrate having a topside surface and a backside surface.
  • the semiconductor substrate serves as a terminal of the vertically conducting device for biasing the vertically conducting device during operation.
  • An epitaxial layer extends over the topside surface of the semiconductor substrate but terminates prior to reaching an edge of the semiconductor substrate so as to form a recessed region along a periphery of the semiconductor substrate.
  • An interconnect layer extends into the recessed region but terminates prior to reaching an edge of the semiconductor substrate. The interconnect layer electrically contacts the topside surface of the semiconductor substrate in the recessed region to thereby provide a topside contact to the semiconductor substrate.
  • a process for forming a vertically conducting semiconductor device includes the following steps.
  • a semiconductor substrate having a topside surface and a backside surface is provided, where the semiconductor substrate serves as a terminal of the vertically conducting device for biasing the vertically conducting device during operation.
  • An epitaxial layer is formed extending over the topside surface of the semiconductor substrate but terminating prior to reaching an edge of the semiconductor substrate so as to form a recessed region along a periphery of the semiconductor substrate.
  • An interconnect layer is formed extending into the recessed region but terminating prior to reaching an edge of the semiconductor substrate, wherein the interconnect layer electrically contacts the topside surface of the semiconductor substrate in the recessed region to thereby provide a topside contact to the semiconductor substrate.
  • FIGS. 2-7 These and other embodiments as well as advantages and features of the invention are described in more detail below using FIGS. 2-7 .
  • FIGS. 1A-1C are cross-sectional views of structures illustrating conventional techniques for providing a topside contact to a substrate
  • FIG. 2 is a simplified layout diagram of a device with a topside contact to a substrate according to an exemplary embodiment of the present invention
  • FIG. 3 is a simplified cross-sectional view along cut line A-A in FIG. 2 ;
  • FIG. 4 is a graph showing the substrate resistance versus substrate thickness for three cases: no back metal, back metal having 0.5 ⁇ m thickness, and back metal having 5 ⁇ m thickness;
  • FIGS. 5A-5F are simplified cross-sectional views illustrating various process steps for forming a topside contact to a substrate according to an embodiment of the present invention
  • FIG. 6 is a simplified cross sectional view along cut line B-B in FIG. 2 ;
  • FIGS. 7A-7C are simplified cross-sectional views illustrating implementation of the topside contact to substrate in various types of devices.
  • a die houses a vertically conducting semiconductor device.
  • the vertically conducting semiconductor device includes a substrate with a silicon layer extending over the substrate.
  • the silicon layer includes the active region of the die and is recessed along a periphery of the die so as to expose surface regions of the substrate along the periphery of the die.
  • a topside interconnect layer extends in the recessed areas and electrically contacts the substrate along the exposed surface regions of the substrate.
  • the recessed areas extend out to the edge of the die, and the topside interconnect layer extends partially into the recessed area so that outer portions of the recessed areas remain uncovered by the interconnect layer.
  • the substrate is made thinner than conventional substrates and an interconnect layer is formed on the backside of the substrate. This helps reduce the on-resistance and improve heat dissipation. Further, the thin structure along the periphery of the die (due to absence of the silicon layer, the absence of the topside interconnect layer, and the thinner substrate) helps minimize the potential damage from the die saw process.
  • FIG. 2 is a simplified layout diagram of a device with a topside contact to the backside according to an embodiment of the present invention.
  • FIG. 2 is a layout diagram of a vertical device 200 configured to achieve an optimum balance between active area consumption and resistance of the topside contact to the substrate.
  • Device 200 includes active area 202 , gate region 204 , and drain regions 206 , 208 . Drain regions 206 , 208 and gate region 204 may be of sufficient size to act as pad contacts for chip-scale packaging.
  • Active area 202 is at least partially surrounded by extensions 210 , 212 of the drain recess regions 206 , 208 . Extended drain recess regions 210 , 212 may vary in width.
  • drain recess region 210 may be narrower than drain recess region 212 to maximize the active area.
  • recessed drain regions 210 , 212 may be thinnest in areas furthest away from drain regions 206 , 208 .
  • the topside interconnect layer extending into the recessed areas may have a narrower width in areas further away from the pad area.
  • a thickness of the recessed drain regions 210 , 212 may increase in the direction from the furthest point from drain regions 206 , 208 towards drain regions 206 , 208 .
  • Edge regions 214 demarcate scribe line regions for separating adjacent dice on a wafer and may also be recessed. However, edge regions 214 do not contain the topside interconnect layer that extends in the recessed drain regions 206 , 208 , 210 , 212 to contact the substrate. Given the reduced thickness of the silicon in the scribe line areas (due to the drain recess) and the absence of metal interconnect in the scribe line areas, the extent of damage from the die saw process is substantially minimized.
  • device 200 may have six pad locations for receiving solder balls in a 3 ⁇ 2 configuration (i.e., 2 rows of 3 solder balls each): two pads located at drain regions 206 , 208 , one pad located at gate region 204 , and three pads located at active area 202 .
  • This configuration enables extending active region 202 between drain pad regions 206 , 208 (marked as notched active region 216 ), thereby maximizing the active area of the device.
  • the placement, size, number, and shape of the various areas and pad contacts can be selected to achieve an optimum balance between maximum active area and minimum resistance of the topside contact to the substrate.
  • the recessed regions are not limited to extending to the perimeter of the die and may extend into the middle of the die. Other placement configurations can be envisioned by one skilled in the art in view of this disclosure.
  • FIG. 3 is a simplified cross-sectional view of the device shown in FIG. 2 along cut line A-A.
  • Device 200 may be a vertical field effect transistor fabricated on a semiconductor die that includes substrate 300 and epitaxial layer 302 extending over substrate 300 .
  • substrate 300 is made much thinner than a conventional substrate, and a highly conductive interconnect layer 320 (e.g. comprising a metal such as aluminum or copper) is formed on the backside surface of substrate 300 .
  • a highly conductive interconnect layer 320 e.g. comprising a metal such as aluminum or copper
  • process robustness may be increased by reducing the amount of substrate 300 that must be cut through during die saw. Additionally, heat dissipation is significantly improved by using a thin substrate 300 together with the highly conductive interconnect layer 320 .
  • backside interconnect layer 320 is formed by performing a backside metal deposition.
  • Epitaxial layer 302 overlies a portion of substrate 300 and includes active area 202 where active structures are formed.
  • the thickness of epitaxial layer 302 is in the range of 3-12 ⁇ m with substrate 300 having a thickness in the range of 50-700 ⁇ m.
  • the thickness of epitaxial layer 302 is initially about 7 ⁇ m and is reduced to a thickness of 5 ⁇ m at the end of processing due to up-diffusion of the substrate.
  • the thickness of epitaxial layer 302 may be up to 35% thinner than conventional implementations, which reduces the overall cost of manufacturing the device.
  • conventional sinker processes as shown in FIG. 1B require an additional anneal step to diffuse the dopants into the substrate, which is no longer required. This reduces the thermal budget and up-diffusion variations.
  • termination region 310 Separating active area 202 from the remainder of device is termination region 310 .
  • termination region 310 may be formed using a local oxidation of silicon (LOCOS) process that creates field oxide regions 315 for use as isolation structures between the active area and periphery of the device.
  • LOC local oxidation of silicon
  • Epitaxial layer 302 terminates with a sloped sidewall 306 where recessed region 210 begins. In the embodiment shown, recessed region 210 extends through the scribe line region 214 to the edge of the die.
  • the sloped sidewall of epitaxial layer 302 may have an angle in the range of 45-90 degrees depending upon the specific processes used. The slope on the sidewall can allow for better step coverage and enable deposition and coverage of a photoresist layer during lithography.
  • sidewall 306 may have an isotropic sidewall profile.
  • a highly conductive topside interconnect layer 304 e.g., comprising a metal
  • An implant region 312 of the same conductivity type as substrate 300 may be formed along the sidewall of epitaxial layer 302 and along the surface regions of substrate 300 in recessed region 210 to reduce the resistance of the contact between interconnect 304 and substrate 300 .
  • a conventional optimized implantation process may be used to achieve the desired contact resistance depending upon the application.
  • active region 202 includes a power MOSFET with topside interconnect 324 serving as the source interconnect and topside interconnect 304 serving as the drain interconnect contacting substrate 300 .
  • Drain interconnect 304 , source interconnect 324 , and gate interconnect may be formed at the same time using a masking step. Where drain recess region 210 extends along the perimeter of the die, drain interconnect 304 advantageously forms an equal potential ring around active area 202 . In the embodiment shown, drain interconnect 304 is terminated before reaching the scribe line. This serves as a buffer against any potential damage during the die saw process reaching the active region.
  • Dielectric layer 326 extends over epitaxial layer 302 in the region between topside interconnect layers 304 and 324 .
  • An insulating layer 318 e.g., comprising one or more of oxynitride, polyimide, and BCB
  • a passivation layer e.g., a passivation layer and helps define the pad areas (not shown).
  • FIG. 4 is a graph showing the substrate resistance versus substrate thickness for three cases of no back metal, back metal having 0.5 ⁇ m thickness, and back metal having 5 ⁇ m thickness. While minimal improvement in resistance is seen in using backside interconnect for the typical substrate thicknesses between 200-300 ⁇ m, the benefits of a backside interconnect layer become pronounced as substrate thickness shrinks. As shown, the inclusion of a backside interconnect becomes increasingly important for substrate thicknesses in the range of 50-200 ⁇ m. A typical back metal thickness is around 7 ⁇ m, but that may gradually increase as a lower resistance is required for device functionality. As the technological trend moves from the current substrate thickness of 200 ⁇ m towards substrate thicknesses between 50-150 ⁇ m, the improved resistance obtained as a result of using thinner substrates with thick back metal becomes increasingly important.
  • FIGS. 5A-5F are simplified cross section views at various steps of a process for forming the structure in FIG. 3 according to an embodiment of the present invention.
  • a semiconductor substrate 500 is provided.
  • semiconductor substrate 500 comprises silicon.
  • substrate 500 can be N-type or P-type.
  • substrate 500 may comprise SiC or GaN.
  • an epitaxial layer 502 is formed over substrate 500 using a conventional deposition or selective epitaxial growth (SEG) process.
  • Epitaxial layer 502 may be doped N-type or P-type dependant upon the specific constraints of the device to be formed.
  • a device structure is formed in active region 504 of the die.
  • a portion of a vertical MOSFET utilizing a trenched gate design can be fabricated in active region 504 .
  • other device structures can also be fabricated within active region 504 , as can be appreciated by those of skill in the art.
  • the layout of active region 504 can be tailored to specific device applications as described below in connection with FIGS. 7A-7C .
  • Termination structures, e.g., a field oxide region 515 surrounding the active region 504 may be formed in termination region 506 when the active structure(s) is(are) formed.
  • an outer portion of epitaxial layer 502 is recessed. This may be performed by first using a conventional photolithography process and subsequently performing a wet or dry silicon etch to remove the outer portion of epitaxial layer 502 .
  • the etch process may be tailored to obtain a sloped sidewall 512 .
  • the inclusion of sloped sidewall 512 provides better step coverage for subsequent process steps (e.g., enables deposition of a photoresist layer despite the added topography). If a dry silicon etch is performed, a sidewall angle in the range of 70-90 degrees can be obtained, and if a wet etch process is performed, a sidewall angle in the range of 45 degrees may be obtained. Different sidewall angles may be formed by modifying process parameters and conditions as may be appreciated by those of skill in the art.
  • the removal of the outer portion of epitaxial layer 502 forms a recessed region 510 where a surface of substrate 500 is exposed.
  • a selective epitaxial growth (SEG) process may be used to form the epitaxial layer.
  • SEG selective epitaxial growth
  • a SEG process may be used to selectively form the epitaxial layer without requiring a subsequent patterning process to remove unwanted portions of the epitaxial layer.
  • implant region 514 In FIG. 5E , dopants are implanted in the recessed region to form implant region 514 in substrate 500 .
  • Implant region 514 extends along the sloped sidewall 512 and an upper region of substrate 500 exposed in recessed region 510 .
  • Implant region 514 provides a highly doped region for forming a low resistance topside contact to substrate 500 .
  • active region 504 and termination region 506 are masked off. Parameters and conditions for the implant process may be varied to achieve the desired contact resistance as may be appreciated by those of skill in the art.
  • a topside interconnect layer 516 such as a metal or other highly conductive material, is formed so that it extends into recessed region 510 to form a topside contact to substrate 500 .
  • other topside interconnect layers for example, source interconnect 518 in active region 504 and gate interconnect (not shown) are formed.
  • An insulating layer 520 is deposited extending over and between the topside interconnect layers 516 and 518 . Insulating layer 520 can be used as a passivation layer and also used to define the various pad areas such as gate, source and drain pad regions in a plane perpendicular to that shown in FIG. 5F .
  • a backside interconnect layer 522 (e.g. comprising a metal such as aluminum or copper) may be optionally deposited upon the backside of substrate 500 .
  • the backside interconnect layer 522 allows for a thinner substrate to be used resulting a lower Rds on as well as reduced damage from the die saw process.
  • heat dissipation is improved with the use of conductive layer 522 due to conductive layer 522 acting as a heat spreading layer.
  • FIG. 6 is a simplified diagram corresponding to a sectional view along cut line B-B in FIG. 2 with solder balls included.
  • Device 350 may be a vertical MOSFET and includes substrate 300 and an epitaxial layer 302 partially extending over substrate 300 . Note that much of the details are not shown for clarity.
  • Three interconnect layers 332 , 324 , 304 are shown along the topside.
  • Interconnect layer 332 represents the gate interconnect and shows the general area where a gate bond wire or a solder ball 334 is placed.
  • Interconnect layer 324 represents the source interconnect and shows the general area where a source bond wire or solder ball 336 is placed.
  • Interconnect layer 304 contacting substrate 300 represents the drain interconnect.
  • drain interconnect 304 receives a bond wire or solder ball 338 is also shown. While drain interconnect 304 directly contacts substrate 300 , gate interconnect 332 and source interconnect 324 do not directly contact substrate 300 . For example, where device 350 is a MOSFET, source interconnect 324 contacts source and body regions formed in epitaxial layer 302 .
  • solder balls 334 and 336 are respectively in contact with gate interconnect 332 and source interconnect 324 at a first height, while the drain solder ball 338 in contact with drain interconnect 304 is at a second, lower height.
  • the difference between the first and second heights may be 5 ⁇ m.
  • the three solder balls 334 , 336 , 338 are formed on the same plane as follows. Interconnect layers 332 , 324 , 304 are formed using the first layer metal. The second layer metal contacts drain interconnect 304 and extends over a region of epitaxial layer 302 where the first layer metal does not extend.
  • the portion of the second layer metal extending over the epitaxial layer is in the same plane as interconnect layers 332 and 324 .
  • the drain solder ball can then be placed over the portion of the second layer metal that extends over the epitaxial layer.
  • the topside contact formed according to embodiments of the present invention advantageously enables chip-scale packaging (CS) of discrete devices, such as vertical MOSFETs.
  • CS chip-scale packaging
  • FIGS. 7A-7C are provided to illustrate application of the invention in a number of exemplary vertical devices.
  • FIGS. 7A-7C the cross section view in FIG. 3 is reproduced with a portion of the active region 202 enlarged to show details of few possible vertical devices.
  • FIG. 7A shows a simplified cross section view of a conventional vertical trench gate FET.
  • FIG. 7B shows a simplified cross section view of a conventional vertical shielded gate FET.
  • FIGS. 7C shows a simplified cross section view of a vertical planar gate FET.
  • the bottom layer corresponds to substrate 300
  • the overlying region marked as n-(p-) corresponds to epitaxial layer 302 .
  • the conductivity type of the various regions not in parenthesis correspond to an n-channel MOSFET
  • the conductivity type of the regions indicated in parenthesis correspond to a p-channel MOSFET.
  • IGBT variations of the MOSFETs can be obtained by merely reversing the conductivity type of the substrate as indicated in each of FIGS. 7A-7C .
  • FIGS. 7A-7C also include: a body region in the epitaxial layer, the body region and the epitaxial layer may be of opposite conductivity type; a source region may be in the body region, the source and body regions may be of opposite conductivity type; and a gate electrode may be extending adjacent to but insulated from the body region, the gate electrode may be overlapping the source regions.
  • a heavy body region may be in the body region; and a source interconnect layer may be electrically contacting the source regions and the heavy body regions.
  • a gate electrode may extend in a trench formed in the body region as in FIGS. 7A-7B .
  • the trench may further include a shield electrode under the gate electrode as in FIG. 7B .
  • the gate electrode may be a planar gate as in FIG. 7C .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A process for forming a vertically conducting semiconductor device includes providing a semiconductor substrate having a topside surface and a backside surface. The semiconductor substrate serves as a terminal of the vertically conducting device for biasing the vertically conducting device during operation. The process also includes forming an epitaxial layer extending over the topside surface of the semiconductor substrate but terminating prior to reaching an edge of the semiconductor substrate so as to form a recessed region along a periphery of the semiconductor substrate. The method also includes forming an interconnect layer extending into the recessed region but terminating prior to reaching an edge of the semiconductor substrate. The interconnect layer electrically contacts the topside surface of the semiconductor substrate in the recessed region to thereby provide a topside contact to the semiconductor substrate.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a divisional of U.S. patent application Ser. No. 12/168,348, filed Jul. 7, 2008, which claims the benefit of U.S. Provisional Appln. No. 60/977,026, filed Oct. 2, 2007, the disclosures of which are incorporated herein by reference in their entirety for all purposes.
BACKGROUND
The present invention relates in general to semiconductor devices, and more particularly to a method and structure for making a topside contact to a semiconductor substrate.
In some semiconductor devices (e.g., vertically-conducting power devices), the substrate forms a bottom terminal of the device, and various techniques have been used to form a low resistance contact to the bottom terminal. FIG. 1A shows a cross-sectional view of a conventional device structure with a backside contact. As shown, a N− region 101 is formed over a N+ substrate region 102. A conductive interconnect layer 103 formed at the bottom of the substrate is used as a backside contact. For certain applications it may be desirable to contact the substrate from the topside of the device. FIGS. 1B-1C show cross-section views illustrating two conventional techniques for contacting the bottom terminal of a device through the topside.
In FIG. 1B, a heavily doped diffused region 105 extends through N− region 101 to reach N+ substrate region 102. A conductive interconnect layer 107 is formed over diffused region 105, which together with diffused region 105 forms a topside contact to N+ substrate region 102. In FIG. 1C, a deep trench 108 is formed through N− region 101 to reach N+ substrate region 102. Then a conductive material 109 is used to fill the trench, thus forming a topside contact to N+ substrate region 102.
Even though these conventional techniques have been used for making topside contact to the bottom terminal, there are limitations associated with these techniques. For example, diffused region 105 in FIG. 1B requires a high temperature drive-in process after a diffusion or implant step. This leads to wide lateral out-diffusion and high thermal budget. In FIG. 1C, the process of making a deep trench and then filling it with a conductive material is often complicated. If polysilicon is used to fill the trench, it is often difficult to obtain highly doped polysilicon to form a low resistivity topside contact.
Thus, there is a need for a technique whereby a low resistance topside contact is made to the substrate while maintaining a simple manufacturing process.
BRIEF SUMMARY
In accordance with an embodiment of the invention, a vertically conducting semiconductor device includes a semiconductor substrate having a topside surface and a backside surface. The semiconductor substrate serves as a terminal of the vertically conducting device for biasing the vertically conducting device during operation. An epitaxial layer extends over the topside surface of the semiconductor substrate but terminates prior to reaching an edge of the semiconductor substrate so as to form a recessed region along a periphery of the semiconductor substrate. An interconnect layer extends into the recessed region but terminates prior to reaching an edge of the semiconductor substrate. The interconnect layer electrically contacts the topside surface of the semiconductor substrate in the recessed region to thereby provide a topside contact to the semiconductor substrate.
In accordance with another embodiment of the invention, a process for forming a vertically conducting semiconductor device includes the following steps. A semiconductor substrate having a topside surface and a backside surface is provided, where the semiconductor substrate serves as a terminal of the vertically conducting device for biasing the vertically conducting device during operation. An epitaxial layer is formed extending over the topside surface of the semiconductor substrate but terminating prior to reaching an edge of the semiconductor substrate so as to form a recessed region along a periphery of the semiconductor substrate. An interconnect layer is formed extending into the recessed region but terminating prior to reaching an edge of the semiconductor substrate, wherein the interconnect layer electrically contacts the topside surface of the semiconductor substrate in the recessed region to thereby provide a topside contact to the semiconductor substrate.
These and other embodiments as well as advantages and features of the invention are described in more detail below using FIGS. 2-7.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A-1C are cross-sectional views of structures illustrating conventional techniques for providing a topside contact to a substrate;
FIG. 2 is a simplified layout diagram of a device with a topside contact to a substrate according to an exemplary embodiment of the present invention;
FIG. 3 is a simplified cross-sectional view along cut line A-A in FIG. 2;
FIG. 4 is a graph showing the substrate resistance versus substrate thickness for three cases: no back metal, back metal having 0.5 μm thickness, and back metal having 5 μm thickness;
FIGS. 5A-5F are simplified cross-sectional views illustrating various process steps for forming a topside contact to a substrate according to an embodiment of the present invention;
FIG. 6 is a simplified cross sectional view along cut line B-B in FIG. 2; and
FIGS. 7A-7C are simplified cross-sectional views illustrating implementation of the topside contact to substrate in various types of devices.
 DETAILED DESCRIPTION
In accordance with embodiments of the invention, various techniques are described for forming a topside contact to a bottom terminal of a semiconductor device. In one embodiment, a die houses a vertically conducting semiconductor device. The vertically conducting semiconductor device includes a substrate with a silicon layer extending over the substrate. The silicon layer includes the active region of the die and is recessed along a periphery of the die so as to expose surface regions of the substrate along the periphery of the die. A topside interconnect layer extends in the recessed areas and electrically contacts the substrate along the exposed surface regions of the substrate. In one embodiment, the recessed areas extend out to the edge of the die, and the topside interconnect layer extends partially into the recessed area so that outer portions of the recessed areas remain uncovered by the interconnect layer. In another embodiment, the substrate is made thinner than conventional substrates and an interconnect layer is formed on the backside of the substrate. This helps reduce the on-resistance and improve heat dissipation. Further, the thin structure along the periphery of the die (due to absence of the silicon layer, the absence of the topside interconnect layer, and the thinner substrate) helps minimize the potential damage from the die saw process. These and other embodiments as well as other features and advantages of the invention will be described in more detail next.
FIG. 2 is a simplified layout diagram of a device with a topside contact to the backside according to an embodiment of the present invention. For example, FIG. 2 is a layout diagram of a vertical device 200 configured to achieve an optimum balance between active area consumption and resistance of the topside contact to the substrate. Device 200 includes active area 202, gate region 204, and drain regions 206, 208. Drain regions 206, 208 and gate region 204 may be of sufficient size to act as pad contacts for chip-scale packaging. Active area 202 is at least partially surrounded by extensions 210, 212 of the drain recess regions 206, 208. Extended drain recess regions 210, 212 may vary in width. For example, drain recess region 210 may be narrower than drain recess region 212 to maximize the active area. Alternatively, recessed drain regions 210, 212 may be thinnest in areas furthest away from drain regions 206, 208. In another embodiment, the topside interconnect layer extending into the recessed areas may have a narrower width in areas further away from the pad area. Or, a thickness of the recessed drain regions 210, 212 may increase in the direction from the furthest point from drain regions 206, 208 towards drain regions 206, 208.
By extending the recessed drain regions 206, 208 around active region 202, the contribution of the topside drain contact to Rdson is reduced by up to about 30%. Edge regions 214 demarcate scribe line regions for separating adjacent dice on a wafer and may also be recessed. However, edge regions 214 do not contain the topside interconnect layer that extends in the recessed drain regions 206, 208, 210, 212 to contact the substrate. Given the reduced thickness of the silicon in the scribe line areas (due to the drain recess) and the absence of metal interconnect in the scribe line areas, the extent of damage from the die saw process is substantially minimized.
In a specific embodiment of the invention, device 200 may have six pad locations for receiving solder balls in a 3×2 configuration (i.e., 2 rows of 3 solder balls each): two pads located at drain regions 206, 208, one pad located at gate region 204, and three pads located at active area 202. This configuration enables extending active region 202 between drain pad regions 206, 208 (marked as notched active region 216), thereby maximizing the active area of the device. According to embodiments of the invention, the placement, size, number, and shape of the various areas and pad contacts can be selected to achieve an optimum balance between maximum active area and minimum resistance of the topside contact to the substrate. For example, the recessed regions are not limited to extending to the perimeter of the die and may extend into the middle of the die. Other placement configurations can be envisioned by one skilled in the art in view of this disclosure.
FIG. 3 is a simplified cross-sectional view of the device shown in FIG. 2 along cut line A-A. Device 200 may be a vertical field effect transistor fabricated on a semiconductor die that includes substrate 300 and epitaxial layer 302 extending over substrate 300. In one embodiment, substrate 300 is made much thinner than a conventional substrate, and a highly conductive interconnect layer 320 (e.g. comprising a metal such as aluminum or copper) is formed on the backside surface of substrate 300. By using a thinner substrate 300, process robustness may be increased by reducing the amount of substrate 300 that must be cut through during die saw. Additionally, heat dissipation is significantly improved by using a thin substrate 300 together with the highly conductive interconnect layer 320. Further, the combination of a thinner substrate and a highly conductive backside interconnect 320 substantially minimizes substrate's contribution to Rdson. However, device 200 may also be formed using a typical substrate with a greater thickness without conductive layer 320 depending upon the desired design goals and device performance criteria. In one embodiment, backside interconnect layer 320 is formed by performing a backside metal deposition.
Epitaxial layer 302 overlies a portion of substrate 300 and includes active area 202 where active structures are formed. In one embodiment, the thickness of epitaxial layer 302 is in the range of 3-12 μm with substrate 300 having a thickness in the range of 50-700 μm. In a specific embodiment, the thickness of epitaxial layer 302 is initially about 7 μm and is reduced to a thickness of 5 μm at the end of processing due to up-diffusion of the substrate. The thickness of epitaxial layer 302 may be up to 35% thinner than conventional implementations, which reduces the overall cost of manufacturing the device. Further, conventional sinker processes as shown in FIG. 1B require an additional anneal step to diffuse the dopants into the substrate, which is no longer required. This reduces the thermal budget and up-diffusion variations.
Separating active area 202 from the remainder of device is termination region 310. For example, termination region 310 may be formed using a local oxidation of silicon (LOCOS) process that creates field oxide regions 315 for use as isolation structures between the active area and periphery of the device. Epitaxial layer 302 terminates with a sloped sidewall 306 where recessed region 210 begins. In the embodiment shown, recessed region 210 extends through the scribe line region 214 to the edge of the die. The sloped sidewall of epitaxial layer 302 may have an angle in the range of 45-90 degrees depending upon the specific processes used. The slope on the sidewall can allow for better step coverage and enable deposition and coverage of a photoresist layer during lithography. Alternatively, sidewall 306 may have an isotropic sidewall profile. A highly conductive topside interconnect layer 304 (e.g., comprising a metal) extends into recessed region 210 to contact a top surface of substrate 300 in the recessed regions. An implant region 312 of the same conductivity type as substrate 300 may be formed along the sidewall of epitaxial layer 302 and along the surface regions of substrate 300 in recessed region 210 to reduce the resistance of the contact between interconnect 304 and substrate 300. A conventional optimized implantation process may be used to achieve the desired contact resistance depending upon the application.
In one embodiment, active region 202 includes a power MOSFET with topside interconnect 324 serving as the source interconnect and topside interconnect 304 serving as the drain interconnect contacting substrate 300. Drain interconnect 304, source interconnect 324, and gate interconnect (not shown) may be formed at the same time using a masking step. Where drain recess region 210 extends along the perimeter of the die, drain interconnect 304 advantageously forms an equal potential ring around active area 202. In the embodiment shown, drain interconnect 304 is terminated before reaching the scribe line. This serves as a buffer against any potential damage during the die saw process reaching the active region. Dielectric layer 326 (e.g., comprising oxide) extends over epitaxial layer 302 in the region between topside interconnect layers 304 and 324. An insulating layer 318 (e.g., comprising one or more of oxynitride, polyimide, and BCB) extending over and between the topside interconnect layers functions as a passivation layer and helps define the pad areas (not shown).
FIG. 4 is a graph showing the substrate resistance versus substrate thickness for three cases of no back metal, back metal having 0.5 μm thickness, and back metal having 5 μm thickness. While minimal improvement in resistance is seen in using backside interconnect for the typical substrate thicknesses between 200-300 μm, the benefits of a backside interconnect layer become pronounced as substrate thickness shrinks. As shown, the inclusion of a backside interconnect becomes increasingly important for substrate thicknesses in the range of 50-200 μm. A typical back metal thickness is around 7 μm, but that may gradually increase as a lower resistance is required for device functionality. As the technological trend moves from the current substrate thickness of 200 μm towards substrate thicknesses between 50-150 μm, the improved resistance obtained as a result of using thinner substrates with thick back metal becomes increasingly important.
FIGS. 5A-5F are simplified cross section views at various steps of a process for forming the structure in FIG. 3 according to an embodiment of the present invention. In FIG. 5A, a semiconductor substrate 500 is provided. In one embodiment, semiconductor substrate 500 comprises silicon. Depending upon the device type, substrate 500 can be N-type or P-type. In other embodiments, substrate 500 may comprise SiC or GaN. In FIG. 5B, an epitaxial layer 502 is formed over substrate 500 using a conventional deposition or selective epitaxial growth (SEG) process. Epitaxial layer 502 may be doped N-type or P-type dependant upon the specific constraints of the device to be formed.
In FIG. 5C, a device structure is formed in active region 504 of the die. For example, a portion of a vertical MOSFET utilizing a trenched gate design can be fabricated in active region 504. However, other device structures can also be fabricated within active region 504, as can be appreciated by those of skill in the art. For example, the layout of active region 504 can be tailored to specific device applications as described below in connection with FIGS. 7A-7C. Termination structures, e.g., a field oxide region 515, surrounding the active region 504 may be formed in termination region 506 when the active structure(s) is(are) formed.
In FIG. 5D, an outer portion of epitaxial layer 502 is recessed. This may be performed by first using a conventional photolithography process and subsequently performing a wet or dry silicon etch to remove the outer portion of epitaxial layer 502. The etch process may be tailored to obtain a sloped sidewall 512. The inclusion of sloped sidewall 512 provides better step coverage for subsequent process steps (e.g., enables deposition of a photoresist layer despite the added topography). If a dry silicon etch is performed, a sidewall angle in the range of 70-90 degrees can be obtained, and if a wet etch process is performed, a sidewall angle in the range of 45 degrees may be obtained. Different sidewall angles may be formed by modifying process parameters and conditions as may be appreciated by those of skill in the art. The removal of the outer portion of epitaxial layer 502 forms a recessed region 510 where a surface of substrate 500 is exposed.
In an alternative embodiment, instead of forming and patterning the epitaxial layer, a selective epitaxial growth (SEG) process may be used to form the epitaxial layer. For example, a SEG process may be used to selectively form the epitaxial layer without requiring a subsequent patterning process to remove unwanted portions of the epitaxial layer.
In FIG. 5E, dopants are implanted in the recessed region to form implant region 514 in substrate 500. Implant region 514 extends along the sloped sidewall 512 and an upper region of substrate 500 exposed in recessed region 510. Implant region 514 provides a highly doped region for forming a low resistance topside contact to substrate 500. During the implant, active region 504 and termination region 506 are masked off. Parameters and conditions for the implant process may be varied to achieve the desired contact resistance as may be appreciated by those of skill in the art.
In FIG. 5F, a topside interconnect layer 516, such as a metal or other highly conductive material, is formed so that it extends into recessed region 510 to form a topside contact to substrate 500. During the same process, using known masking techniques, other topside interconnect layers, for example, source interconnect 518 in active region 504 and gate interconnect (not shown) are formed. An insulating layer 520 is deposited extending over and between the topside interconnect layers 516 and 518. Insulating layer 520 can be used as a passivation layer and also used to define the various pad areas such as gate, source and drain pad regions in a plane perpendicular to that shown in FIG. 5F.
A backside interconnect layer 522 (e.g. comprising a metal such as aluminum or copper) may be optionally deposited upon the backside of substrate 500. The backside interconnect layer 522 allows for a thinner substrate to be used resulting a lower Rdson as well as reduced damage from the die saw process. In addition, heat dissipation is improved with the use of conductive layer 522 due to conductive layer 522 acting as a heat spreading layer.
Depending upon the application, certain steps of the above process may be combined or even separated, and certain steps may be performed in other order or sequence. Other steps may be added or steps may be omitted depending upon the embodiment.
FIG. 6 is a simplified diagram corresponding to a sectional view along cut line B-B in FIG. 2 with solder balls included. Device 350 may be a vertical MOSFET and includes substrate 300 and an epitaxial layer 302 partially extending over substrate 300. Note that much of the details are not shown for clarity. Three interconnect layers 332, 324, 304 are shown along the topside. Interconnect layer 332 represents the gate interconnect and shows the general area where a gate bond wire or a solder ball 334 is placed. Interconnect layer 324 represents the source interconnect and shows the general area where a source bond wire or solder ball 336 is placed. Interconnect layer 304 contacting substrate 300 represents the drain interconnect. The general area where drain interconnect 304 receives a bond wire or solder ball 338 is also shown. While drain interconnect 304 directly contacts substrate 300, gate interconnect 332 and source interconnect 324 do not directly contact substrate 300. For example, where device 350 is a MOSFET, source interconnect 324 contacts source and body regions formed in epitaxial layer 302.
As shown, solder balls 334 and 336 are respectively in contact with gate interconnect 332 and source interconnect 324 at a first height, while the drain solder ball 338 in contact with drain interconnect 304 is at a second, lower height. In an exemplary embodiment, the difference between the first and second heights may be 5 μm. In an alternate embodiment where the manufacturing process provides for two layers of metal, the three solder balls 334, 336, 338 are formed on the same plane as follows. Interconnect layers 332, 324, 304 are formed using the first layer metal. The second layer metal contacts drain interconnect 304 and extends over a region of epitaxial layer 302 where the first layer metal does not extend. Thus, the portion of the second layer metal extending over the epitaxial layer is in the same plane as interconnect layers 332 and 324. The drain solder ball can then be placed over the portion of the second layer metal that extends over the epitaxial layer. Thus, the topside contact formed according to embodiments of the present invention advantageously enables chip-scale packaging (CS) of discrete devices, such as vertical MOSFETs. Many other configurations for the solder balls and contact pads enabling use of various packaging technologies could be envisioned by those of skill in the art.
Note that while embodiments of the invention are described in the context of a MOSFET, the invention is not limited in application to MOSFETs only. The invention may be implemented in any device, particularly vertically conducting device, where a topside contact to the substrate is desirable. FIGS. 7A-7C are provided to illustrate application of the invention in a number of exemplary vertical devices. In FIGS. 7A-7C, the cross section view in FIG. 3 is reproduced with a portion of the active region 202 enlarged to show details of few possible vertical devices. FIG. 7A shows a simplified cross section view of a conventional vertical trench gate FET. FIG. 7B shows a simplified cross section view of a conventional vertical shielded gate FET. FIG. 7C shows a simplified cross section view of a vertical planar gate FET. In each of FIGS. 7A-7C, the bottom layer corresponds to substrate 300, and the overlying region marked as n-(p-) corresponds to epitaxial layer 302. In all FIGS. 7A-7C, the conductivity type of the various regions not in parenthesis correspond to an n-channel MOSFET, and the conductivity type of the regions indicated in parenthesis correspond to a p-channel MOSFET. Further IGBT variations of the MOSFETs can be obtained by merely reversing the conductivity type of the substrate as indicated in each of FIGS. 7A-7C.
FIGS. 7A-7C also include: a body region in the epitaxial layer, the body region and the epitaxial layer may be of opposite conductivity type; a source region may be in the body region, the source and body regions may be of opposite conductivity type; and a gate electrode may be extending adjacent to but insulated from the body region, the gate electrode may be overlapping the source regions. A heavy body region may be in the body region; and a source interconnect layer may be electrically contacting the source regions and the heavy body regions. A gate electrode may extend in a trench formed in the body region as in FIGS. 7A-7B. The trench may further include a shield electrode under the gate electrode as in FIG. 7B. Alternatively, the gate electrode may be a planar gate as in FIG. 7C.
While the above is a complete description of specific embodiments of the present invention, various modifications, variations, and alternatives can be envisioned by one skilled in the art in view of this disclosure. For example, while the invention is illustrated using FETs, the invention could easily be applied to other type of types of devices such as vertically conducting rectifiers (including schottky rectifiers and TMBS rectifiers), vertically conducting diodes, and SynchFET's™ (having a FET and schottky diode integrated on one die). Hence, the scope of this invention should not be limited to the embodiments described herein, but are instead defined by the following claims.

Claims (18)

What is claimed is:
1. A method of forming a semiconductor device comprising:
forming an epitaxial layer on a topside surface of a semiconductor substrate, a sidewall of the epitaxial layer defining a recessed region along a periphery of the semiconductor device;
forming a highly doped implant region in the sidewall of the epitaxial layer and an upper portion of the recessed region;
forming an active device structure in an active area of the epitaxial layer;
forming a termination region in the epitaxial layer, the termination region being disposed between the active area and the recessed region; and
forming an interconnect layer disposed on at least a portion of the termination region, at least a portion of the sidewall of the epitaxial layer, and at least a portion of the recessed region, the interconnect layer being configured as a topside contact to the semiconductor substrate.
2. The method of claim 1, wherein forming the epitaxial layer includes performing a selective epitaxial growth process.
3. The method of claim 1, wherein forming the termination region includes forming one or more active area termination structures.
4. The method of claim 1, wherein forming the termination region includes forming at least one of a field oxide region in the epitaxial layer or a dielectric layer disposed on the epitaxial layer.
5. The method of claim 1, wherein the recessed region is configured as a drain terminal of the semiconductor device, and the forming the active device structure in the active area includes:
forming a gate of the semiconductor device; and
forming a source terminal of the semiconductor device.
6. The method of claim 1, wherein the termination region surrounds the active area.
7. The method of claim 1, wherein the recessed region is configured to provide an equal potential ring around the active area.
8. The method of claim 1, wherein the sidewall of the epitaxial layer has a slope between 45 degrees and 90 degrees.
9. The method of claim 1, further comprising forming a conductive layer on a backside surface of the semiconductor substrate.
10. The method of claim 1, wherein the recessed region is defined using an etch process to remove a portion of the epitaxial layer, the etch process forming the sidewall of the epitaxial layer.
11. A method of forming a semiconductor device comprising:
forming an epitaxial layer on a topside surface of a semiconductor substrate, a sidewall of the epitaxial layer defining a recessed region along a periphery of the semiconductor device, the epitaxial layer including a notched active area;
forming a highly doped implant region in the sidewall of the epitaxial layer and in an upper portion of the recessed region;
forming a termination region in the epitaxial layer, the termination region being disposed around a perimeter of the notched active area; and
forming an interconnect layer disposed on at least a portion of the termination region; at least a portion of the sidewall of the epitaxial layer and at least a portion of the recessed region, the interconnect layer being configured to function as a topside contact to the semiconductor substrate.
12. The method of claim 11, further comprising forming an active device structure in the notched active area, the active device structure including a gate of the semiconductor device and a source terminal of the semiconductor device, the recessed region functioning as a drain terminal of the semiconductor device.
13. The method of claim 11, wherein the recessed region forms an equal potential ring around the termination region.
14. The method of claim 11, wherein forming the termination region includes forming at least one of a field oxide region in the epitaxial layer or a dielectric layer disposed on the epitaxial layer.
15. The method of claim 11, wherein the sidewall of the epitaxial layer has a slope between 45 degrees and 90 degrees.
16. A method of forming a semiconductor device comprising:
forming an epitaxial layer on a topside surface of a semiconductor substrate, a sidewall of the epitaxial layer defining a recessed region along a periphery of the semiconductor device;
forming a highly doped implant region in the sidewall of the epitaxial layer and in an upper portion of the recessed region;
forming an active device structure in an active area of the epitaxial layer;
forming a termination region in the epitaxial layer, the termination region being disposed between the active area and the recessed region around a perimeter of the active area; and
forming an interconnect layer disposed on at least a portion of the termination region, at least a portion of the sidewall of the epitaxial layer, and at least a portion of the recessed region, the interconnect layer being configured to function as a topside contact to the semiconductor substrate.
17. The method of claim 16, wherein forming the termination region includes forming one or more termination structures.
18. The method of claim 16, wherein the recessed region is configured as a drain terminal of the semiconductor device, and the forming the active device structure in the active area includes:
forming a gate of the semiconductor device; and
forming a source terminal of the semiconductor device.
US12/982,509 2007-10-02 2010-12-30 Method of forming a topside contact to a backside terminal of a semiconductor device Active 2028-09-10 US8536042B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/982,509 US8536042B2 (en) 2007-10-02 2010-12-30 Method of forming a topside contact to a backside terminal of a semiconductor device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US97702607P 2007-10-02 2007-10-02
US12/168,348 US7884390B2 (en) 2007-10-02 2008-07-07 Structure and method of forming a topside contact to a backside terminal of a semiconductor device
US12/982,509 US8536042B2 (en) 2007-10-02 2010-12-30 Method of forming a topside contact to a backside terminal of a semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/168,348 Division US7884390B2 (en) 2007-10-02 2008-07-07 Structure and method of forming a topside contact to a backside terminal of a semiconductor device

Publications (2)

Publication Number Publication Date
US20110097894A1 US20110097894A1 (en) 2011-04-28
US8536042B2 true US8536042B2 (en) 2013-09-17

Family

ID=40526618

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/168,348 Active 2028-12-11 US7884390B2 (en) 2007-10-02 2008-07-07 Structure and method of forming a topside contact to a backside terminal of a semiconductor device
US12/982,509 Active 2028-09-10 US8536042B2 (en) 2007-10-02 2010-12-30 Method of forming a topside contact to a backside terminal of a semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/168,348 Active 2028-12-11 US7884390B2 (en) 2007-10-02 2008-07-07 Structure and method of forming a topside contact to a backside terminal of a semiconductor device

Country Status (4)

Country Link
US (2) US7884390B2 (en)
CN (1) CN101884097B (en)
TW (1) TWI459506B (en)
WO (1) WO2009045858A1 (en)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7884390B2 (en) * 2007-10-02 2011-02-08 Fairchild Semiconductor Corporation Structure and method of forming a topside contact to a backside terminal of a semiconductor device
US7772668B2 (en) 2007-12-26 2010-08-10 Fairchild Semiconductor Corporation Shielded gate trench FET with multiple channels
TWI470798B (en) * 2009-07-22 2015-01-21 Niko Semiconductor Co Ltd Metal-oxide-semiconductor chip and fabrication method thereof
US8169019B2 (en) * 2009-09-10 2012-05-01 Niko Semiconductor Co., Ltd. Metal-oxide-semiconductor chip and fabrication method thereof
US10686062B2 (en) * 2010-10-31 2020-06-16 Alpha And Omega Semiconductor Incorporated Topside structures for an insulated gate bipolar transistor (IGBT) device to achieve improved device performances
US8441046B2 (en) * 2010-10-31 2013-05-14 Alpha And Omega Semiconductor Incorporated Topside structures for an insulated gate bipolar transistor (IGBT) device to achieve improved device performances
US8802529B2 (en) * 2011-07-19 2014-08-12 Alpha And Omega Semiconductor Incorporated Semiconductor device with field threshold MOSFET for high voltage termination
CN102956479B (en) * 2011-08-24 2015-06-24 大中积体电路股份有限公司 Insulated gate bipolar transistor structure and manufacturing method thereof
US8710615B2 (en) * 2011-08-31 2014-04-29 Infineon Technologies Ag Semiconductor device with an amorphous semi-insulating layer, temperature sensor, and method of manufacturing a semiconductor device
US8697520B2 (en) * 2012-03-02 2014-04-15 Alpha & Omega Semiconductor Incorporationed Method of forming an asymmetric poly gate for optimum termination design in trench power MOSFETS
DE102012018611B3 (en) * 2012-09-20 2013-10-24 Infineon Technologies Ag Semiconductor component i.e. field effect-controlled semiconductor component, has circulating lateral diffusion barrier whose trench is cut through insulation region and divided into cell area and edge insulation region
US8963235B1 (en) * 2013-10-25 2015-02-24 Sinopower Semiconductor, Inc. Trench power device and semiconductor structure thereof
US9123770B2 (en) 2013-11-18 2015-09-01 Alpha And Omega Semiconductor Incorporated Charge reservoir IGBT top structure
US9318587B2 (en) 2014-05-30 2016-04-19 Alpha And Omega Semiconductor Incorporated Injection control in semiconductor power devices
KR102266736B1 (en) * 2014-08-07 2021-06-17 엘지이노텍 주식회사 Semiconductor device
JP6847887B2 (en) * 2018-03-23 2021-03-24 株式会社東芝 Semiconductor device
US20230014046A1 (en) * 2021-07-13 2023-01-19 Mediatek Inc. Semiconductor devices with in-package PGS for coupling noise suppression

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5391895A (en) * 1992-09-21 1995-02-21 Kobe Steel Usa, Inc. Double diamond mesa vertical field effect transistor
US6127715A (en) 1995-07-24 2000-10-03 Sharp Kabushiki Kaisha Photodetector element containing circuit element and manufacturing method thereof
US20010000068A1 (en) 1997-09-02 2001-03-29 Tadao Isogai Photoelectric conversion devices and photoelectric conversion apparatus employing the same
US6373100B1 (en) * 1998-03-04 2002-04-16 Semiconductor Components Industries Llc Semiconductor device and method for fabricating the same
US20020047175A1 (en) 2000-06-07 2002-04-25 Yoshihiko Tani Circuit-containing photodetector, method of manufacturing the same, and optical device using circuit-containing photodetector
US6392290B1 (en) 2000-04-07 2002-05-21 Siliconix Incorporated Vertical structure for semiconductor wafer-level chip scale packages
US20030015756A1 (en) 2001-07-23 2003-01-23 Motorola, Inc. Semiconductor structure for integrated control of an active subcircuit and process for fabrication
US6653740B2 (en) 2000-02-10 2003-11-25 International Rectifier Corporation Vertical conduction flip-chip device with bump contacts on single surface
US20040245638A1 (en) 2003-06-06 2004-12-09 Semiconductor Components Industries, Llc. Semiconductor power device having a diamond shaped metal interconnect scheme
US20060030142A1 (en) * 2004-08-03 2006-02-09 Grebs Thomas E Semiconductor power device having a top-side drain using a sinker trench
US20070075372A1 (en) * 2003-10-20 2007-04-05 Nec Corporation Semiconductor device and manufacturing process therefor
US20070145514A1 (en) 2005-12-22 2007-06-28 Kocon Christopher B Trench field plate termination for power devices
US7345342B2 (en) 2001-01-30 2008-03-18 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
JP2008251923A (en) * 2007-03-30 2008-10-16 Sanyo Electric Co Ltd Semiconductor device
US7579650B2 (en) * 2006-08-09 2009-08-25 International Rectifier Corporation Termination design for deep source electrode MOSFET
US7884390B2 (en) 2007-10-02 2011-02-08 Fairchild Semiconductor Corporation Structure and method of forming a topside contact to a backside terminal of a semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4041660B2 (en) * 2001-05-31 2008-01-30 ユーディナデバイス株式会社 Semiconductor device and manufacturing method thereof
TWI251987B (en) * 2004-12-08 2006-03-21 Z Com Inc Wireless LAN transceiver and receiver for audio equipments and method thereof for transmission
TWI295506B (en) * 2005-02-03 2008-04-01 Samsung Electronics Co Ltd Semiconductor device having transistor with vertical gate electrode and method of fabricating the same

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5391895A (en) * 1992-09-21 1995-02-21 Kobe Steel Usa, Inc. Double diamond mesa vertical field effect transistor
US6127715A (en) 1995-07-24 2000-10-03 Sharp Kabushiki Kaisha Photodetector element containing circuit element and manufacturing method thereof
US20010000068A1 (en) 1997-09-02 2001-03-29 Tadao Isogai Photoelectric conversion devices and photoelectric conversion apparatus employing the same
US6373100B1 (en) * 1998-03-04 2002-04-16 Semiconductor Components Industries Llc Semiconductor device and method for fabricating the same
US6653740B2 (en) 2000-02-10 2003-11-25 International Rectifier Corporation Vertical conduction flip-chip device with bump contacts on single surface
US6392290B1 (en) 2000-04-07 2002-05-21 Siliconix Incorporated Vertical structure for semiconductor wafer-level chip scale packages
US20020047175A1 (en) 2000-06-07 2002-04-25 Yoshihiko Tani Circuit-containing photodetector, method of manufacturing the same, and optical device using circuit-containing photodetector
US7345342B2 (en) 2001-01-30 2008-03-18 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
US20030015756A1 (en) 2001-07-23 2003-01-23 Motorola, Inc. Semiconductor structure for integrated control of an active subcircuit and process for fabrication
US20040245638A1 (en) 2003-06-06 2004-12-09 Semiconductor Components Industries, Llc. Semiconductor power device having a diamond shaped metal interconnect scheme
US20070075372A1 (en) * 2003-10-20 2007-04-05 Nec Corporation Semiconductor device and manufacturing process therefor
WO2006017376A2 (en) 2004-08-03 2006-02-16 Fairchild Semiconductor Corporation Semiconductor power device having a top-side drain using a sinker trench
US20060030142A1 (en) * 2004-08-03 2006-02-09 Grebs Thomas E Semiconductor power device having a top-side drain using a sinker trench
US20070145514A1 (en) 2005-12-22 2007-06-28 Kocon Christopher B Trench field plate termination for power devices
US7579650B2 (en) * 2006-08-09 2009-08-25 International Rectifier Corporation Termination design for deep source electrode MOSFET
JP2008251923A (en) * 2007-03-30 2008-10-16 Sanyo Electric Co Ltd Semiconductor device
US7855453B2 (en) * 2007-03-30 2010-12-21 Sanyo Electric Co., Ltd. Semiconductor device
US7884390B2 (en) 2007-10-02 2011-02-08 Fairchild Semiconductor Corporation Structure and method of forming a topside contact to a backside terminal of a semiconductor device

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
International Search Report of the International Searching Authority for Application No. PCT/US2008/077736, mailed on Dec. 8, 2008, 1 page.
Non-Final Office Action for U.S. Appl. No. 12/168,348, mailed on Apr. 14, 2010, 32 pages.
Notice of Allowance for U.S. Appl. No. 12/168,348, mailed on Nov. 26, 2010, 10 pages.
Preliminary Report on Patentability for Application No. PCT/US2008/077736, mailed on Apr. 15, 2010, 7 pages.
Written Opinion of the International Searching Authority for Application No. PCT/US2008/077736, mailed on Dec. 8, 2008, 6 page.

Also Published As

Publication number Publication date
TW200919637A (en) 2009-05-01
US20110097894A1 (en) 2011-04-28
US7884390B2 (en) 2011-02-08
TWI459506B (en) 2014-11-01
WO2009045858A1 (en) 2009-04-09
CN101884097B (en) 2012-11-28
CN101884097A (en) 2010-11-10
US20090173993A1 (en) 2009-07-09

Similar Documents

Publication Publication Date Title
US8536042B2 (en) Method of forming a topside contact to a backside terminal of a semiconductor device
US8357973B2 (en) Inverted-trench grounded-source FET structure with trenched source body short electrode
US8044486B2 (en) Bottom anode Schottky diode structure
US5821144A (en) Lateral DMOS transistor for RF/microwave applications
US8455943B2 (en) Power MISFET semiconductor device
US20070004116A1 (en) Trenched MOSFET termination with tungsten plug structures
US6864533B2 (en) MOS field effect transistor with reduced on-resistance
US20100264488A1 (en) Low Qgd trench MOSFET integrated with schottky rectifier
US8502346B2 (en) Monolithic IGBT and diode structure for quasi-resonant converters
JP2003017701A (en) Semiconductor device
US11367780B2 (en) Semiconductor device having integrated diodes
US6930355B2 (en) Silicided trench gate power mosfets ultrasonically bonded to a surface source electrode
KR20180097510A (en) A source-gate region structure in a vertical power semiconductor device
JP2000196075A (en) Semiconductor device and its manufacture
US7071537B2 (en) Power device having electrodes on a top surface thereof
US9093286B2 (en) Monolithic IGBT and diode structure for quai-resonant converters
TWI630700B (en) Semiconductor device
US5716886A (en) Method of fabricating a high voltage metal-oxide semiconductor (MOS) device
JP2006173321A (en) Semiconductor device and its manufacturing method

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644

Effective date: 20160916

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644

Effective date: 20160916

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:057694/0374

Effective date: 20210722

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH;REEL/FRAME:057969/0206

Effective date: 20211027

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:058871/0799

Effective date: 20211028

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536

Effective date: 20230622

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536

Effective date: 20230622

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:065653/0001

Effective date: 20230622

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:065653/0001

Effective date: 20230622