US8503212B2 - Semiconductor memory apparatus with power-meshed structure - Google Patents

Semiconductor memory apparatus with power-meshed structure Download PDF

Info

Publication number
US8503212B2
US8503212B2 US12/843,647 US84364710A US8503212B2 US 8503212 B2 US8503212 B2 US 8503212B2 US 84364710 A US84364710 A US 84364710A US 8503212 B2 US8503212 B2 US 8503212B2
Authority
US
United States
Prior art keywords
power lines
disposed
semiconductor memory
memory apparatus
column control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/843,647
Other versions
US20110235385A1 (en
Inventor
Boo Ho JUNG
Jun Ho Lee
Hyun Seok Kim
Sun Ki CHO
Yang Hee Kim
Young Won Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHO, SUN KI, JUNG, BOO HO, KIM, HYUN SEOK, KIM, YANG HEE, KIM, YOUNG WON, LEE, JUN HO
Publication of US20110235385A1 publication Critical patent/US20110235385A1/en
Application granted granted Critical
Publication of US8503212B2 publication Critical patent/US8503212B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/14—Word line organisation; Word line lay-out

Definitions

  • the present invention relates to a semiconductor integrated circuit, and more particularly, to a semiconductor memory apparatus with a power-meshed structure.
  • Accessing data in a semiconductor memory apparatus needs operating voltages such as an external power supply voltage, a ground voltage, an internal voltage, a reference voltage and a high voltage.
  • the operating voltages are transferred to cell regions of the semiconductor memory apparatus through power lines.
  • FIG. 1 is a plan view illustrating a power line structure of a typical semiconductor memory apparatus.
  • a semiconductor memory apparatus in a semiconductor memory apparatus, as an integration density and a storage capacity increase geometrically, the number of signal lines S also increases. Because of this, the area the signal lines S are disposed occupies a majority part of a cell array region 10 .
  • Power lines P 1 and P 2 are disposed to extend horizontally and vertically in driving circuit regions 12 , 15 and 18 which are defined on the peripheries of the cell array region 10 .
  • the power lines P 1 and P 2 which have the same levels, are connected to each other in a meshed structure through via contacts 20 .
  • the power lines P 1 and P 2 are disposed in the relatively narrow driving circuit regions 12 , 15 and 18 . As the integration density of the semiconductor memory apparatus gradually increases, the number and the line width of the power lines P 1 and P 2 gradually decrease and it is difficult to secure the necessary resistance of the power lines P 1 and P 2 .
  • VDD power supply voltage
  • a semiconductor memory apparatus includes: a memory bank having a plurality of cell mats; a plurality of power lines disposed in parallel over predetermined portions of the memory bank; a column control region disposed adjacent to a side of the memory bank, an edge line of the side of the memory bank is perpendicular to an extending direction of the plurality of power lines; and a conductive plate disposed over the column control region and electrically connected to the plurality of power lines.
  • a semiconductor memory apparatus includes: a plurality of banks delimited on a semiconductor substrate and each having a plurality of cell mats which are disposed in a matrix shape; a plurality of power lines disposed over predetermined portions of each of the plurality of banks; a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines; a plate electrode disposed between the semiconductor substrate and the plurality of power lines in each bank and extending over the column control region; and contact parts disposed over the column control region and electrically connecting the power lines with the plate electrode.
  • a semiconductor memory apparatus includes: a plurality of banks delimited on a semiconductor substrate and each having a plurality of cell mats which are disposed in a matrix shape; a plurality of power lines disposed over predetermined portions of each of the plurality of banks; a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines; a plate electrode disposed between the semiconductor substrate and the plurality of power lines in each bank and extending over the column control region; a conductive pattern disposed on the same plane as the plate electrode and electrically isolated from the plate electrode; and contact parts disposed over the column control region and electrically connecting the power lines with the conductive pattern.
  • FIG. 1 is a plan view illustrating a power line structure of a typical semiconductor memory apparatus
  • FIG. 2 is a plan view illustrating a semiconductor memory apparatus in accordance with an embodiment of the present invention
  • FIG. 3 is an enlarged plan view illustrating a column control block shown in FIG. 2 ;
  • FIG. 4 is a cross-sectional view taken along the line IV-IV′ of FIG. 3 ;
  • FIG. 5 is an equivalent circuit diagram of power lines in the semiconductor memory apparatus in accordance with the embodiment of the present invention.
  • FIG. 6 is a plan view illustrating a semiconductor memory apparatus in accordance with another embodiment of the present invention.
  • FIG. 7 is a cross-sectional view taken along the line VII-VII′ of FIG. 6 .
  • FIG. 2 is a plan view illustrating a semiconductor memory apparatus 100 in accordance with an embodiment of the present invention.
  • the semiconductor memory apparatus 100 shown in FIG. 2 may be divided into a plurality of banks B 0 through B 3 .
  • the plurality of banks B 0 through B 3 may be disposed in a matrix shape with a predetermined interval in a row direction r (for example, a word line direction) and a column direction c (for example, a bit line direction).
  • the area between the banks B 0 through B 3 constitute a peripheral region 110 of the semiconductor memory apparatus 100 .
  • Each of the banks B 0 through B 3 is composed of a plurality of cell mats 120 which are disposed in a matrix shape.
  • Each cell mat 120 has a cell array region 125 along with a driving circuit region 128 which surrounds the cell array region 125 .
  • a plurality of signal lines 210 and a plurality of power lines 220 may be disposed on each of the banks B 0 through B 3 .
  • the plurality of signal lines 210 may be disposed on the cell array region 125
  • the plurality of power lines 220 may be disposed on the driving circuit region 128 .
  • the driving circuit region 128 includes sense amplifier blocks 128 a disposed on a pair of opposing sides of the cell array region 125 , sub word line driving blocks 128 b disposed on the other pair of opposing sides of the cell array region 125 , perpendicular to the pair of sides having the sense amplifier blocks 128 a disposed thereon, and cross regions 128 c which are disposed at crossing points of the sense amplifier blocks 128 a and the sub word line driving blocks 128 b.
  • the power lines 220 include power lines which extend in the row direction r. In other words, the power lines are disposed over the sense amplifier blocks 128 a along the major axis direction of the sense amplifier blocks 128 a .
  • the power lines, which extend in the column direction c, are disposed over the sub word line driving blocks 128 b along the major axis direction of the sub word line driving blocks 128 b .
  • These power lines are stacked with dielectric layers (not shown) interposed between them.
  • the power lines which receive voltages of the same level, are electrically connected to each other to form a power-meshed structure.
  • only the power lines 220 which extend in the column direction c are illustrated in the exemplary embodiment shown in the drawing.
  • the numbers of the signal lines 210 and the power lines 220 may vary depending upon the integration density and the operating speed of the semiconductor memory apparatus.
  • Column control blocks 130 are disposed on one side of each of the respective banks B 0 through B 3 .
  • Each of the column control blocks 130 is preferably disposed on one side of the respective banks B 0 through B 3 , which are parallel to the row direction r, so as to control the power lines 220 which extend in the column direction c.
  • the column control blocks 130 are blocks for controlling the signal transfer of column-related lines, that is, bit lines and data input lines, and may include main decoders (not shown) and pre-decoders (not shown).
  • the signal lines 210 and the power lines 220 extend on the column control blocks 130 , and may provide predetermined signals and power to corresponding parts of the column control blocks 130 .
  • the semiconductor memory apparatus 100 includes capacitors as data storage media.
  • the capacitors are formed in the respective memory cells that constitute the cell array region 125 .
  • Each capacitor is composed of a storage electrode, a dielectric and a plate electrode.
  • the storage electrode is formed for each memory cell, whereas the plate electrode is formed commonly for a plurality of capacitors in each of the banks B 0 through B 3 . Accordingly, plate electrodes are disposed on the respective banks B 0 through B 3 .
  • the plate electrodes 150 extend over the column control blocks 130 and are electrically connected to the power lines 220 which are disposed over the column control blocks 130 .
  • FIG. 3 is an enlarged plan view illustrating a part of an optional bank B and the column control block 130 shown in FIG. 2
  • FIG. 4 is a cross-sectional view taken along the line IV-IV′ of FIG. 3 .
  • a device layer 105 which includes circuit devices (not shown), is formed on a semiconductor substrate 101 .
  • the uppermost part of the device layer 105 may include a capacitor dielectric layer which is not shown in a drawing.
  • the plate electrode 150 is formed over the device layer 105 .
  • the plate electrode 150 may include a doped polysilicon layer or a metal layer, and is disposed to extend over not only the bank B but also the column control block 130 .
  • An interlayer dielectric 155 is formed over the resultant semiconductor substrate 101 with the plate electrode 150 being formed therein, and via holes are defined to expose predetermined portions of the plate electrode 150 which is disposed over the column control block 130 .
  • the via holes may be defined in areas over which the power lines 220 are to be disposed.
  • Contact plugs CT that is, via contacts are formed in the interlayer dielectric 155 to fill the via holes.
  • FIG. 5 is an equivalent circuit diagram of power lines in the semiconductor memory apparatus in accordance with the embodiment of the present invention. Since the power lines 220 electrically contact the plate electrode 150 over the column control block 130 , the effective resistances of the power lines 220 are connected effectively in parallel through multiple layers as shown in FIG. 5 . Therefore, as the line width and the number of the power lines 220 are decreased, resistance may be stabilized and noise may be reduced.
  • the plate electrode 150 extends over the column control block 130 which is structurally less complicated than the bank B and the via contacts CT are formed over the column control block 130 , the problems of misalignment and poor contacts which may result from increase in pattern density can be solved.
  • FIG. 6 is a plan view illustrating a semiconductor memory apparatus in accordance with another embodiment of the present invention
  • FIG. 7 is a cross-sectional view taken along the line VII-VII′ of FIG. 6
  • the plate electrode 150 can be disposed only over the bank B, and a stabilization pattern 160 can be additionally formed over the device layer 105 on the same plane as the plate electrode 150 .
  • the stabilization pattern 160 can be formed in a masking process for defining the plate electrode 150 .
  • An interlayer dielectric 155 is formed over the plate electrode 150 and the stabilization pattern 160 , and via contacts CT are formed in the interlayer dielectric 155 by a method generally known in the art in such a way as to contact the stabilization pattern 160 .
  • the signal lines 210 and the power lines 220 which contact the via contacts CT are formed over the interlayer dielectric 155 .
  • a plate electrode or a stabilization pattern is disposed to extend over and/or be placed over a column control block, and is electrically connected to power lines which extend over the column control block.
  • the power lines can secure a sufficient resistance, and power supply capability can be improved and noise can be reduced.
  • the power lines and the plate electrode or the stabilization pattern contact each other over the column control block in which circuit patterns are relatively sparsely disposed, an increased number of contacts can be formed, and noise can be further reduced and misalignment and the formation of poor contacts may be substantially prevented.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)

Abstract

A semiconductor memory apparatus includes a plurality of banks each having a plurality of cell mats; a plurality of power lines disposed over predetermined portions of each of the plurality of banks; a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines; and a conductive plate disposed over the column control region and electrically connected to the plurality of power lines.

Description

CROSS-REFERENCES TO RELATED APPLICATION
The present application claims priority under 35 U.S.C. §119(a) to Korean Application No. 10-2010-0027820, filed on Mar. 29, 2010, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety as if set forth in full.
BACKGROUND
1. Technical Field
The present invention relates to a semiconductor integrated circuit, and more particularly, to a semiconductor memory apparatus with a power-meshed structure.
2. Related Art
Accessing data in a semiconductor memory apparatus needs operating voltages such as an external power supply voltage, a ground voltage, an internal voltage, a reference voltage and a high voltage. The operating voltages are transferred to cell regions of the semiconductor memory apparatus through power lines.
FIG. 1 is a plan view illustrating a power line structure of a typical semiconductor memory apparatus. Referring to FIG. 1, in a semiconductor memory apparatus, as an integration density and a storage capacity increase geometrically, the number of signal lines S also increases. Because of this, the area the signal lines S are disposed occupies a majority part of a cell array region 10. Power lines P1 and P2 are disposed to extend horizontally and vertically in driving circuit regions 12, 15 and 18 which are defined on the peripheries of the cell array region 10. The power lines P1 and P2, which have the same levels, are connected to each other in a meshed structure through via contacts 20.
The power lines P1 and P2 are disposed in the relatively narrow driving circuit regions 12, 15 and 18. As the integration density of the semiconductor memory apparatus gradually increases, the number and the line width of the power lines P1 and P2 gradually decrease and it is difficult to secure the necessary resistance of the power lines P1 and P2.
If the resistance of the power lines P1 and P2 is not secured when a preset current to a certain current source is necessary, a power supply voltage (VDD) may fluctuate over time, which may result in malfunction of the semiconductor memory apparatus.
SUMMARY
In one exemplary embodiment of the present invention, a semiconductor memory apparatus includes: a memory bank having a plurality of cell mats; a plurality of power lines disposed in parallel over predetermined portions of the memory bank; a column control region disposed adjacent to a side of the memory bank, an edge line of the side of the memory bank is perpendicular to an extending direction of the plurality of power lines; and a conductive plate disposed over the column control region and electrically connected to the plurality of power lines.
In another exemplary embodiment of the present invention, a semiconductor memory apparatus includes: a plurality of banks delimited on a semiconductor substrate and each having a plurality of cell mats which are disposed in a matrix shape; a plurality of power lines disposed over predetermined portions of each of the plurality of banks; a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines; a plate electrode disposed between the semiconductor substrate and the plurality of power lines in each bank and extending over the column control region; and contact parts disposed over the column control region and electrically connecting the power lines with the plate electrode.
In another exemplary embodiment of the present invention, a semiconductor memory apparatus includes: a plurality of banks delimited on a semiconductor substrate and each having a plurality of cell mats which are disposed in a matrix shape; a plurality of power lines disposed over predetermined portions of each of the plurality of banks; a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines; a plate electrode disposed between the semiconductor substrate and the plurality of power lines in each bank and extending over the column control region; a conductive pattern disposed on the same plane as the plate electrode and electrically isolated from the plate electrode; and contact parts disposed over the column control region and electrically connecting the power lines with the conductive pattern.
BRIEF DESCRIPTION OF THE DRAWINGS
Features, aspects, and embodiments are described in conjunction with the attached drawings, in which:
FIG. 1 is a plan view illustrating a power line structure of a typical semiconductor memory apparatus;
FIG. 2 is a plan view illustrating a semiconductor memory apparatus in accordance with an embodiment of the present invention;
FIG. 3 is an enlarged plan view illustrating a column control block shown in FIG. 2;
FIG. 4 is a cross-sectional view taken along the line IV-IV′ of FIG. 3;
FIG. 5 is an equivalent circuit diagram of power lines in the semiconductor memory apparatus in accordance with the embodiment of the present invention;
FIG. 6 is a plan view illustrating a semiconductor memory apparatus in accordance with another embodiment of the present invention; and
FIG. 7 is a cross-sectional view taken along the line VII-VII′ of FIG. 6.
 DETAILED DESCRIPTION
Reference will now be made in detail to the exemplary embodiments consistent with the present disclosure, examples of which are illustrated in the accompanying drawings. Whenever possible, same reference numerals will be used throughout the drawings to refer to the same or like parts.
FIG. 2 is a plan view illustrating a semiconductor memory apparatus 100 in accordance with an embodiment of the present invention. The semiconductor memory apparatus 100 shown in FIG. 2 may be divided into a plurality of banks B0 through B3. The plurality of banks B0 through B3 may be disposed in a matrix shape with a predetermined interval in a row direction r (for example, a word line direction) and a column direction c (for example, a bit line direction). The area between the banks B0 through B3 constitute a peripheral region 110 of the semiconductor memory apparatus 100.
Each of the banks B0 through B3 is composed of a plurality of cell mats 120 which are disposed in a matrix shape. Each cell mat 120 has a cell array region 125 along with a driving circuit region 128 which surrounds the cell array region 125.
A plurality of signal lines 210 and a plurality of power lines 220 may be disposed on each of the banks B0 through B3. To increase the efficiency of disposal and the stability of signal transfer, the plurality of signal lines 210 may be disposed on the cell array region 125, and the plurality of power lines 220 may be disposed on the driving circuit region 128.
The driving circuit region 128 includes sense amplifier blocks 128 a disposed on a pair of opposing sides of the cell array region 125, sub word line driving blocks 128 b disposed on the other pair of opposing sides of the cell array region 125, perpendicular to the pair of sides having the sense amplifier blocks 128 a disposed thereon, and cross regions 128 c which are disposed at crossing points of the sense amplifier blocks 128 a and the sub word line driving blocks 128 b.
The power lines 220 include power lines which extend in the row direction r. In other words, the power lines are disposed over the sense amplifier blocks 128 a along the major axis direction of the sense amplifier blocks 128 a. The power lines, which extend in the column direction c, are disposed over the sub word line driving blocks 128 b along the major axis direction of the sub word line driving blocks 128 b. These power lines are stacked with dielectric layers (not shown) interposed between them. The power lines, which receive voltages of the same level, are electrically connected to each other to form a power-meshed structure. For the sake of simplicity, only the power lines 220 which extend in the column direction c are illustrated in the exemplary embodiment shown in the drawing. The numbers of the signal lines 210 and the power lines 220 may vary depending upon the integration density and the operating speed of the semiconductor memory apparatus.
Column control blocks 130 are disposed on one side of each of the respective banks B0 through B3. Each of the column control blocks 130 is preferably disposed on one side of the respective banks B0 through B3, which are parallel to the row direction r, so as to control the power lines 220 which extend in the column direction c. The column control blocks 130 are blocks for controlling the signal transfer of column-related lines, that is, bit lines and data input lines, and may include main decoders (not shown) and pre-decoders (not shown). The signal lines 210 and the power lines 220 extend on the column control blocks 130, and may provide predetermined signals and power to corresponding parts of the column control blocks 130.
The semiconductor memory apparatus 100, in particular, a DRAM, includes capacitors as data storage media. The capacitors are formed in the respective memory cells that constitute the cell array region 125. Each capacitor is composed of a storage electrode, a dielectric and a plate electrode. The storage electrode is formed for each memory cell, whereas the plate electrode is formed commonly for a plurality of capacitors in each of the banks B0 through B3. Accordingly, plate electrodes are disposed on the respective banks B0 through B3.
However, in the embodiment of the present invention, the plate electrodes 150 extend over the column control blocks 130 and are electrically connected to the power lines 220 which are disposed over the column control blocks 130.
FIG. 3 is an enlarged plan view illustrating a part of an optional bank B and the column control block 130 shown in FIG. 2, and FIG. 4 is a cross-sectional view taken along the line IV-IV′ of FIG. 3.
Referring to FIGS. 3 and 4, a device layer 105, which includes circuit devices (not shown), is formed on a semiconductor substrate 101. The uppermost part of the device layer 105 may include a capacitor dielectric layer which is not shown in a drawing. The plate electrode 150 is formed over the device layer 105. The plate electrode 150 may include a doped polysilicon layer or a metal layer, and is disposed to extend over not only the bank B but also the column control block 130.
An interlayer dielectric 155 is formed over the resultant semiconductor substrate 101 with the plate electrode 150 being formed therein, and via holes are defined to expose predetermined portions of the plate electrode 150 which is disposed over the column control block 130. The via holes may be defined in areas over which the power lines 220 are to be disposed. Contact plugs CT, that is, via contacts are formed in the interlayer dielectric 155 to fill the via holes. By depositing a metal layer over the interlayer dielectric 155 which is formed with the via contacts CT and patterning the metal layer, the signal lines 210 and the power lines 220 are formed. Since the power lines 220 contact the via contacts CT, the power lines 220 are electrically connected to the plate electrode 150.
FIG. 5 is an equivalent circuit diagram of power lines in the semiconductor memory apparatus in accordance with the embodiment of the present invention. Since the power lines 220 electrically contact the plate electrode 150 over the column control block 130, the effective resistances of the power lines 220 are connected effectively in parallel through multiple layers as shown in FIG. 5. Therefore, as the line width and the number of the power lines 220 are decreased, resistance may be stabilized and noise may be reduced.
Also, since the plate electrode 150 extends over the column control block 130 which is structurally less complicated than the bank B and the via contacts CT are formed over the column control block 130, the problems of misalignment and poor contacts which may result from increase in pattern density can be solved.
FIG. 6 is a plan view illustrating a semiconductor memory apparatus in accordance with another embodiment of the present invention, and FIG. 7 is a cross-sectional view taken along the line VII-VII′ of FIG. 6. Referring to FIGS. 6 and 7, the plate electrode 150 can be disposed only over the bank B, and a stabilization pattern 160 can be additionally formed over the device layer 105 on the same plane as the plate electrode 150. The stabilization pattern 160 can be formed in a masking process for defining the plate electrode 150.
An interlayer dielectric 155 is formed over the plate electrode 150 and the stabilization pattern 160, and via contacts CT are formed in the interlayer dielectric 155 by a method generally known in the art in such a way as to contact the stabilization pattern 160. The signal lines 210 and the power lines 220 which contact the via contacts CT are formed over the interlayer dielectric 155.
As is apparent from the above description, in the embodiments of the present invention, a plate electrode or a stabilization pattern is disposed to extend over and/or be placed over a column control block, and is electrically connected to power lines which extend over the column control block.
Through this, the power lines can secure a sufficient resistance, and power supply capability can be improved and noise can be reduced.
Furthermore, since the power lines and the plate electrode or the stabilization pattern contact each other over the column control block in which circuit patterns are relatively sparsely disposed, an increased number of contacts can be formed, and noise can be further reduced and misalignment and the formation of poor contacts may be substantially prevented.
While certain embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the semiconductor memory apparatus with a power-meshed structure described herein should not be limited based on the described embodiments. Rather, the semiconductor memory apparatus with a power-meshed structure described herein should only be limited in light of the claims that follow when taken in conjunction with the above description and accompanying drawings.

Claims (6)

What is claimed is:
1. A semiconductor memory apparatus comprising:
a memory bank having a plurality of cell mats which are disposed in a matrix shape;
a plurality of power lines disposed in parallel over predetermined portions of the memory bank comprising a plate electrode disposed between a surface on which the power lines are disposed and a surface of a semiconductor substrate;
a column control region disposed adjacent to a side of the memory bank, an edge line of the side of the memory bank is perpendicular to an extending direction of the plurality of power lines; and
a conductive plate disposed over the column control region and electrically connected to the plurality of power lines, wherein the conductive plate comprises a portion which extends from the plate electrode, and portions for electrically connecting the conductive plate and the power lines are disposed over the column control region.
2. The semiconductor memory apparatus according to claim 1, wherein each of the cell mats comprises a cell array region, and a driving circuit region which is defined around the cell array region.
3. The semiconductor memory apparatus according to claim 2, wherein the driving circuit region comprises:
sense amplifier blocks respectively disposed adjacent to a pair of opposing sides of the cell array region; and
sub word line blocks respectively disposed adjacent to the other pair of sides of the cell array region, perpendicular to the pair of sides having the sense amplifier blocks disposed adjacent thereto.
4. The semiconductor memory apparatus according to claim 3, wherein the plurality of power lines extend in a major axis direction of the sense amplifier blocks and are disposed over the sense amplifier blocks.
5. A semiconductor memory apparatus comprising:
a plurality of banks delimited on a semiconductor substrate and each having a plurality of cell mats which are disposed in a matrix shape;
a plurality of power lines disposed over predetermined portions of each of the plurality of banks, wherein the plurality of power lines extend in a major axis direction of sense amplifier blocks and are disposed over the sense amplifier blocks;
a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines;
a plate electrode disposed between the semiconductor substrate and the plurality of power lines in each bank and extending over the column control region; and
contact parts disposed over the column control region and electrically connecting the power lines with the plate electrode.
6. The semiconductor memory apparatus according to claim 5,
wherein each of the cell mats comprises a cell array region and a driving circuit region which is defined around the cell array region, and
wherein the driving circuit region comprises:
sense amplifier blocks respectively disposed adjacent to one pair of sides of the cell array region, facing each other; and
word line driving blocks respectively disposed adjacent to the other pair of sides of the cell array region, perpendicular to the one pair of sides having the sense amplifier blocks disposed adjacent thereto.
US12/843,647 2010-03-29 2010-07-26 Semiconductor memory apparatus with power-meshed structure Expired - Fee Related US8503212B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020100027820A KR101046275B1 (en) 2010-03-29 2010-03-29 Semiconductor memory apparatus including power-meshed structure
KR10-2010-0027820 2010-03-29

Publications (2)

Publication Number Publication Date
US20110235385A1 US20110235385A1 (en) 2011-09-29
US8503212B2 true US8503212B2 (en) 2013-08-06

Family

ID=44656309

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/843,647 Expired - Fee Related US8503212B2 (en) 2010-03-29 2010-07-26 Semiconductor memory apparatus with power-meshed structure

Country Status (2)

Country Link
US (1) US8503212B2 (en)
KR (1) KR101046275B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9721890B2 (en) 2014-08-13 2017-08-01 Samsung Electronics Co., Ltd. System-on-chip, electronic apparatus including the same, and method of designing the same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101157024B1 (en) * 2010-09-03 2012-06-21 에스케이하이닉스 주식회사 Semiconductor Integrated Circuit
KR102109553B1 (en) 2013-12-13 2020-05-13 에스케이하이닉스 주식회사 Semiconductor device with high efficiency power distribution network

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5325336A (en) * 1992-09-10 1994-06-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having power line arranged in a meshed shape
US5867440A (en) * 1995-06-08 1999-02-02 Mitsubishi Denki Kabushiki Kaisha Semiconductor storage device with improved layout of power supply lines
US6150689A (en) * 1996-01-12 2000-11-21 Hitachi, Ltd. Semiconductor integrated circuit device and method for manufacturing the same
US6337593B1 (en) * 1997-12-26 2002-01-08 Hitachi, Ltd. Semiconductor integrated circuit
US6480989B2 (en) 1998-06-29 2002-11-12 Lsi Logic Corporation Integrated circuit design incorporating a power mesh
US6501672B1 (en) * 1999-10-15 2002-12-31 Hitachi, Ltd Dynamic random access memory (DRAM) capable of canceling out complementary noise developed in plate electrodes of memory cell capacitors
US6785157B2 (en) * 2001-05-21 2004-08-31 Renesas Technology Corp. Semiconductor memory device having a memory cell structure of reduced occupying area
KR20050012032A (en) 2003-07-24 2005-01-31 삼성전자주식회사 Semiconductor memory device capable of controlling local I/O Line Sense Amplifier selectively
US20060123376A1 (en) 2004-12-03 2006-06-08 Lsi Logic Corporation Power mesh for multiple frequency operation of semiconductor products
US20060126416A1 (en) * 2004-12-14 2006-06-15 Dong-Myung Eun Memory cell array structure adapted to maintain substantially uniform voltage distribution across plate electrode
US7259978B2 (en) * 2004-09-10 2007-08-21 Samsung Electronics Co., Ltd. Semiconductor memory devices and signal line arrangements and related methods
US7336089B2 (en) 2005-11-24 2008-02-26 Hynix Semiconductor Inc. Power line control circuit of semiconductor device
US7808804B2 (en) * 2006-11-10 2010-10-05 Samsung Electronics Co., Ltd. Power line layout

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5325336A (en) * 1992-09-10 1994-06-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having power line arranged in a meshed shape
US5867440A (en) * 1995-06-08 1999-02-02 Mitsubishi Denki Kabushiki Kaisha Semiconductor storage device with improved layout of power supply lines
US6150689A (en) * 1996-01-12 2000-11-21 Hitachi, Ltd. Semiconductor integrated circuit device and method for manufacturing the same
US6337593B1 (en) * 1997-12-26 2002-01-08 Hitachi, Ltd. Semiconductor integrated circuit
US6480989B2 (en) 1998-06-29 2002-11-12 Lsi Logic Corporation Integrated circuit design incorporating a power mesh
US6501672B1 (en) * 1999-10-15 2002-12-31 Hitachi, Ltd Dynamic random access memory (DRAM) capable of canceling out complementary noise developed in plate electrodes of memory cell capacitors
US6785157B2 (en) * 2001-05-21 2004-08-31 Renesas Technology Corp. Semiconductor memory device having a memory cell structure of reduced occupying area
KR20050012032A (en) 2003-07-24 2005-01-31 삼성전자주식회사 Semiconductor memory device capable of controlling local I/O Line Sense Amplifier selectively
US7259978B2 (en) * 2004-09-10 2007-08-21 Samsung Electronics Co., Ltd. Semiconductor memory devices and signal line arrangements and related methods
US20060123376A1 (en) 2004-12-03 2006-06-08 Lsi Logic Corporation Power mesh for multiple frequency operation of semiconductor products
US20060126416A1 (en) * 2004-12-14 2006-06-15 Dong-Myung Eun Memory cell array structure adapted to maintain substantially uniform voltage distribution across plate electrode
US7336089B2 (en) 2005-11-24 2008-02-26 Hynix Semiconductor Inc. Power line control circuit of semiconductor device
US7808804B2 (en) * 2006-11-10 2010-10-05 Samsung Electronics Co., Ltd. Power line layout

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9721890B2 (en) 2014-08-13 2017-08-01 Samsung Electronics Co., Ltd. System-on-chip, electronic apparatus including the same, and method of designing the same

Also Published As

Publication number Publication date
US20110235385A1 (en) 2011-09-29
KR101046275B1 (en) 2011-07-04

Similar Documents

Publication Publication Date Title
US7462912B2 (en) Semiconductor memory device having power decoupling capacitor
US7456457B2 (en) Layout of semiconductor memory device and method of controlling capacitance of dummy cell
US10770159B2 (en) Antifuse device and method of operating the same
US20060289914A1 (en) Semiconductor constructions, memory cells, DRAM arrays, electronic systems; methods of forming semiconductor constructions; and methods of forming DRAM arrays
US20080112203A1 (en) Power line layout
KR20020007421A (en) Layout and wiring scheme for memory cells with vertical transistors
US8503212B2 (en) Semiconductor memory apparatus with power-meshed structure
US8633533B2 (en) Semiconductor integrated circuit having capacitor for providing stable power and method of manufacturing the same
JP3737448B2 (en) Semiconductor device
JP2004096095A (en) Semiconductor memory having array of memory cell
JPH0745722A (en) Semiconductor storage device
KR100239404B1 (en) Dram and dram cell array method
US7714372B2 (en) Dynamic random access memory devices and methods of forming the same
KR100389925B1 (en) Semiconductor memory device and method for manufactuirng the same
US9076678B2 (en) Semiconductor device
US8588016B2 (en) Semiconductor memory device and method for fabricating the same
US7453718B2 (en) Digital data apparatuses and digital data operational methods
US20120057395A1 (en) Semiconductor integrated circuit
US10546893B2 (en) Variable resistive memory device
US20020123203A1 (en) Ferroelectric memory configuration and a method for producing the configuration
CN110752229A (en) Integrated circuit and electronic equipment
US20060261439A1 (en) Capacitor structure
US6624461B1 (en) Memory device
US6252263B1 (en) Layout structure for dynamic random access memory
KR20230051045A (en) Semiconductor Integrated Circuit Device

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JUNG, BOO HO;LEE, JUN HO;KIM, HYUN SEOK;AND OTHERS;REEL/FRAME:024775/0693

Effective date: 20100722

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20170806