US8436719B2 - Network device - Google Patents

Network device Download PDF

Info

Publication number
US8436719B2
US8436719B2 US12/582,804 US58280409A US8436719B2 US 8436719 B2 US8436719 B2 US 8436719B2 US 58280409 A US58280409 A US 58280409A US 8436719 B2 US8436719 B2 US 8436719B2
Authority
US
United States
Prior art keywords
module
network
network device
signals
displaying
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/582,804
Other versions
US20110032083A1 (en
Inventor
Kuo-Wei Chiang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hon Hai Precision Industry Co Ltd
Original Assignee
Hon Hai Precision Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hon Hai Precision Industry Co Ltd filed Critical Hon Hai Precision Industry Co Ltd
Assigned to HON HAI PRECISION INDUSTRY CO., LTD. reassignment HON HAI PRECISION INDUSTRY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHIANG, KUO-WEI
Publication of US20110032083A1 publication Critical patent/US20110032083A1/en
Application granted granted Critical
Publication of US8436719B2 publication Critical patent/US8436719B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3209—Monitoring remote activity, e.g. over telephone lines or network connections
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Definitions

  • Embodiments of the present disclosure relate to a network device, and more particularly to a power saving circuit utilized in the network device.
  • Network devices such as routers and modems, are widely used in home data networks for accessing and browsing the Internet.
  • the network devices rarely continuously process and transmit data since Internet access practices are intermittent.
  • Each network device includes a processor and a power providing module for processing the data.
  • FIG. 1 is a schematic diagram of functional modules of one embodiment of a network device of the present disclosure.
  • FIG. 2 is a schematic diagram of a power saving circuit of the network device in FIG. 1 .
  • FIG. 1 is a schematic diagram of one embodiment of a network device 10 .
  • the network device 10 implements network functions, such as processing and transmitting data for accessing and browsing the Internet.
  • the network device 10 further changes modes of a processor 106 and the functional modules of the network device for conservation of power. In one embodiment, the modes include sleep mode and working mode.
  • the network device 10 may be a router, a modem, or a gateway.
  • the network device 10 includes a status displaying module 102 , a network module 104 , a processor 106 , a power providing module 108 , and a power saving circuit 110 .
  • the modules 102 , 104 , 106 , 108 may comprise one or more computerized instructions which may be executed by the processor 106 . Further description of the modules 102 , 104 , 106 , 108 in conjunction with the network device 10 will be explained below.
  • the network module 104 is operable to implement network functions of the network device 10 , such as routing.
  • the network module 104 may be a physical layer of the Ethernet standard and operable to transmit network data.
  • the status displaying module 102 is operable to receive displaying signals from the network module 104 to indicate operating status of the network device 10 .
  • the status displaying module 102 may be light emitting diode (LED) lamps.
  • the network device 10 includes a plurality of LED lamps and consequently there may be a plurality of displaying signal transmission lines connecting the network module 104 and the status displaying module 102 .
  • the network module 104 sends the displaying signals to the status displaying module 102 upon the condition that the network module 104 implements network functions.
  • the status displaying module 102 indicates the operating status of the network device 10 according to the displaying signals. Conversely, the status displaying module 102 receives no displaying signals upon the condition that the network module 104 stops implementing network functions.
  • the processor 106 is operable to direct the network module 104 to implement the network functions.
  • the processor 106 may be a CPU of the network device 10 .
  • the power providing module 108 is operable to provide power for the processor 106 , the network module 104 , and the status displaying module 102 . Commonly, the network device 10 conserves power when the processor 106 and the power providing module 108 are both in sleep mode.
  • the power saving circuit 110 is coupled to the plurality of displaying signal transmission lines connecting the network module 104 and the status displaying module 102 and operable to couple the displaying signals transmitted to the status displaying module 102 from the network module 104 to obtain coupled signals.
  • the power saving circuit 110 acquires the coupled signals if the network module 104 transmits the displaying signals to the status displaying module 102 . Conversely, the power saving circuit 110 acquires no coupled signals if the network module 104 stops transmitting the displaying signals to the status displaying module 102 .
  • the power saving circuit 110 is further operable to control modes of the processor 106 and the power providing module 108 according to the coupled signals. In one embodiment, the power saving circuit 110 directs the processor 106 and the power providing module 108 to enter working mode upon the condition that the coupled signals exist. Conversely, the power saving circuit 110 directs the processor 106 and the power providing module 108 to enter sleep mode upon the condition that the coupled signals do not exist, which conserves power of the network device 10 .
  • FIG. 2 is a schematic diagram a power saving circuit 110 of the network device 10 of FIG. 1 .
  • the power saving circuit 110 includes a transistor Q 1 , a signal inputting module 112 , and a voltage dividing module 114 .
  • the signal inputting module 112 is operable to input the coupled signals.
  • the signal inputting module 112 includes a plurality of signal inputting lines respectively coupled to the plurality of displaying signal transmission lines connecting the network module 104 and the status displaying module 102 .
  • the coupled signals exist upon the condition that signals are present in any one of the signal inputting lines.
  • each signal inputting line includes an input capacitor C 1 and an input resistor R 1 .
  • the input capacitor C 1 and the input resistor R 1 are connected in series so as to input the coupled signals to the base of the transistor Q 1 .
  • the base of the transistor Q 1 is connected to the signal inputting module 112 .
  • the collector of the transistor Q 1 is connected to the voltage dividing module 114 .
  • the emitter of the transistor Q 1 is connected to the ground.
  • the transistor Q 1 is turned on or off according to the coupled signals input to the base of the transistor Q 1 . In one embodiment, if display signals are present in any one of the displaying signal transmission lines, the coupled signals exist and consequently the transistor Q 1 is on. Conversely, if there are no displaying signals in any of the displaying signal transmission lines, the coupled signals do not exist and consequently the transistor Q 1 is off.
  • the voltage dividing module 114 receives logic signals from general purpose input output (GPIO) ports of the network device 10 .
  • the voltage dividing module 114 is operable to output a controlling signal according to the transistor Q 1 and the logic signals so as to control modes of the processor 106 and the power providing module 108 .
  • the logic signals of the GPIO ports may be generated by the processor 106 or by an external switch (not shown).
  • the controlling signal is low level (e.g., logical zero)
  • the processor 106 and the power providing module 108 are in working mode.
  • the controlling signal is high level (e.g., logical one)
  • the processor 106 and the power providing module 108 are in sleep mode.
  • the voltage dividing module 114 includes a first dividing resistor R 2 , a second dividing resistor R 3 , a third dividing resistor R 4 , and a dividing capacitor C 2 .
  • the voltage dividing module 114 is connected to a first GPIO port and a second GPIO port, and receives a first logic signal and a second logic signal.
  • the logic signals from the GPIO ports include high and floating.
  • One end of the first dividing resistor R 2 receives the first logic signal from the first GPIO port.
  • One end of the second dividing resistor R 3 receives the second logic signal from the second GPIO port.
  • Another end of the first dividing resistor R 2 is connected to another end of the second dividing resistor R 3 and then connected to one end of the dividing capacitor C 2 and one end of the third dividing resistor R 4 .
  • Another end of the dividing capacitor C 2 is connected to the ground.
  • Another end of the third dividing resistor R 4 is connected to the emitter of the transistor Q 1 .
  • the controlling signal output by the power saving circuit 110 equals voltage on the dividing capacitor C 2 . If no voltage substantially exists on the dividing capacitor C 2 , the controlling signal outputs low level. If voltage exists on the dividing capacitor C 2 , the controlling signal outputs high level.
  • the transistor Q 1 is on. Therefore, voltage between the emitter and the collector of the transistor Q 1 can be ignored. Difference between resistance of the second dividing resistor R 3 and the third dividing resistor R 4 may be designed to be very large. Consequently, voltage on the dividing capacitor C 2 and on the third dividing resistor R 4 can also be ignored. As such, the power saving circuit 110 outputs low level and the processor 106 and the power providing module 108 is in working mode. Conversely, if the signal inputting module 112 cannot couple signals, the transistor Q 1 is off. As such, the power saving circuit 110 outputs high level and the processor 106 and the power providing module 108 is in sleep mode, which conserves power.
  • the power saving circuit 110 is not limited to the structure shown in FIG. 2 .
  • the power saving circuit 110 can be changed to any suitable structure, such as, the relation between the controlling signal and the mode of the processor 106 and the power providing module 108 can be changed to other relations.
  • the transistor Q 1 can be changed to other elements.
  • the connection between the transistor Q 1 and the voltage dividing module 114 can be changed to other connections.
  • the network device 10 provided by embodiments of the present disclosure couples the displaying signals transmitted from the network module 104 to the status displaying module 102 using the power saving circuit 110 and controls modes of the processor 106 and the power providing module 108 according to the coupled signals.
  • the network device 10 directs the processor 106 and the power providing module 108 to enter working mode upon the condition that the network device 10 processes and transmits the network data and sleep mode upon the condition that the network device 10 stops processing and transmitting the network data, which consequently conserves power.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Power Sources (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

A network device includes a status displaying module, a network module, a processor, a power providing module, and a power saving circuit. The network module implements network functions of the network device. The status displaying module receives displaying signals from the network module. The processor directs the network module to implement the network functions. The power providing module provides power for the processor, the network module, and the status displaying module. The power saving circuit couples the displaying signals to obtain coupled signals and controls modes of the processor and the power providing module according to presence of the coupled signals.

Description

BACKGROUND
1. Technical Field
Embodiments of the present disclosure relate to a network device, and more particularly to a power saving circuit utilized in the network device.
2. Description of Related Art
Network devices, such as routers and modems, are widely used in home data networks for accessing and browsing the Internet. The network devices rarely continuously process and transmit data since Internet access practices are intermittent. Each network device includes a processor and a power providing module for processing the data.
However, even when the network devices stop processing and transmitting data, internal hardware and software in the network devices are continuously processing or preparing to process and transmit data, which consequently wastes power. In addition, due to the large number of such network devices, the power waste caused by the internal hardware and software of the network devices are considerable. Therefore, there remains a heretofore unaddressed need to overcome the limitations described.
BRIEF DESCRIPTION OF THE DRAWINGS
The details of the disclosure, both as to its structure and operation, can best be understood by referring to the accompanying drawings, in which like reference numbers and designations refer to like elements.
FIG. 1 is a schematic diagram of functional modules of one embodiment of a network device of the present disclosure; and
FIG. 2 is a schematic diagram of a power saving circuit of the network device in FIG. 1.
 DETAILED DESCRIPTION
FIG. 1 is a schematic diagram of one embodiment of a network device 10. The network device 10 implements network functions, such as processing and transmitting data for accessing and browsing the Internet. The network device 10 further changes modes of a processor 106 and the functional modules of the network device for conservation of power. In one embodiment, the modes include sleep mode and working mode. The network device 10 may be a router, a modem, or a gateway.
The network device 10 includes a status displaying module 102, a network module 104, a processor 106, a power providing module 108, and a power saving circuit 110. The modules 102, 104, 106, 108 may comprise one or more computerized instructions which may be executed by the processor 106. Further description of the modules 102, 104, 106, 108 in conjunction with the network device 10 will be explained below.
The network module 104 is operable to implement network functions of the network device 10, such as routing. In one embodiment, the network module 104 may be a physical layer of the Ethernet standard and operable to transmit network data.
The status displaying module 102 is operable to receive displaying signals from the network module 104 to indicate operating status of the network device 10. In one embodiment, the status displaying module 102 may be light emitting diode (LED) lamps. Commonly, the network device 10 includes a plurality of LED lamps and consequently there may be a plurality of displaying signal transmission lines connecting the network module 104 and the status displaying module 102.
The network module 104 sends the displaying signals to the status displaying module 102 upon the condition that the network module 104 implements network functions. The status displaying module 102 indicates the operating status of the network device 10 according to the displaying signals. Conversely, the status displaying module 102 receives no displaying signals upon the condition that the network module 104 stops implementing network functions.
The processor 106 is operable to direct the network module 104 to implement the network functions. In one embodiment, the processor 106 may be a CPU of the network device 10.
The power providing module 108 is operable to provide power for the processor 106, the network module 104, and the status displaying module 102. Commonly, the network device 10 conserves power when the processor 106 and the power providing module 108 are both in sleep mode.
The power saving circuit 110 is coupled to the plurality of displaying signal transmission lines connecting the network module 104 and the status displaying module 102 and operable to couple the displaying signals transmitted to the status displaying module 102 from the network module 104 to obtain coupled signals. The power saving circuit 110 acquires the coupled signals if the network module 104 transmits the displaying signals to the status displaying module 102. Conversely, the power saving circuit 110 acquires no coupled signals if the network module 104 stops transmitting the displaying signals to the status displaying module 102.
The power saving circuit 110 is further operable to control modes of the processor 106 and the power providing module 108 according to the coupled signals. In one embodiment, the power saving circuit 110 directs the processor 106 and the power providing module 108 to enter working mode upon the condition that the coupled signals exist. Conversely, the power saving circuit 110 directs the processor 106 and the power providing module 108 to enter sleep mode upon the condition that the coupled signals do not exist, which conserves power of the network device 10.
FIG. 2 is a schematic diagram a power saving circuit 110 of the network device 10 of FIG. 1.
In one embodiment, the power saving circuit 110 includes a transistor Q1, a signal inputting module 112, and a voltage dividing module 114.
The signal inputting module 112 is operable to input the coupled signals. In one embodiment, the signal inputting module 112 includes a plurality of signal inputting lines respectively coupled to the plurality of displaying signal transmission lines connecting the network module 104 and the status displaying module 102. The coupled signals exist upon the condition that signals are present in any one of the signal inputting lines. In one embodiment, each signal inputting line includes an input capacitor C1 and an input resistor R1. The input capacitor C1 and the input resistor R1 are connected in series so as to input the coupled signals to the base of the transistor Q1.
The base of the transistor Q1 is connected to the signal inputting module 112. The collector of the transistor Q1 is connected to the voltage dividing module 114. The emitter of the transistor Q1 is connected to the ground. The transistor Q1 is turned on or off according to the coupled signals input to the base of the transistor Q1. In one embodiment, if display signals are present in any one of the displaying signal transmission lines, the coupled signals exist and consequently the transistor Q1 is on. Conversely, if there are no displaying signals in any of the displaying signal transmission lines, the coupled signals do not exist and consequently the transistor Q1 is off.
The voltage dividing module 114 receives logic signals from general purpose input output (GPIO) ports of the network device 10. The voltage dividing module 114 is operable to output a controlling signal according to the transistor Q1 and the logic signals so as to control modes of the processor 106 and the power providing module 108. In one embodiment, the logic signals of the GPIO ports may be generated by the processor 106 or by an external switch (not shown). In one embodiment, if the controlling signal is low level (e.g., logical zero), the processor 106 and the power providing module 108 are in working mode. If the controlling signal is high level (e.g., logical one), the processor 106 and the power providing module 108 are in sleep mode.
In one embodiment, the voltage dividing module 114 includes a first dividing resistor R2, a second dividing resistor R3, a third dividing resistor R4, and a dividing capacitor C2. In one embodiment, the voltage dividing module 114 is connected to a first GPIO port and a second GPIO port, and receives a first logic signal and a second logic signal. The logic signals from the GPIO ports include high and floating.
One end of the first dividing resistor R2 receives the first logic signal from the first GPIO port. One end of the second dividing resistor R3 receives the second logic signal from the second GPIO port. Another end of the first dividing resistor R2 is connected to another end of the second dividing resistor R3 and then connected to one end of the dividing capacitor C2 and one end of the third dividing resistor R4. Another end of the dividing capacitor C2 is connected to the ground. Another end of the third dividing resistor R4 is connected to the emitter of the transistor Q1.
The controlling signal output by the power saving circuit 110 equals voltage on the dividing capacitor C2. If no voltage substantially exists on the dividing capacitor C2, the controlling signal outputs low level. If voltage exists on the dividing capacitor C2, the controlling signal outputs high level.
If the signal inputting module 112 can couple signals, the transistor Q1 is on. Therefore, voltage between the emitter and the collector of the transistor Q1 can be ignored. Difference between resistance of the second dividing resistor R3 and the third dividing resistor R4 may be designed to be very large. Consequently, voltage on the dividing capacitor C2 and on the third dividing resistor R4 can also be ignored. As such, the power saving circuit 110 outputs low level and the processor 106 and the power providing module 108 is in working mode. Conversely, if the signal inputting module 112 cannot couple signals, the transistor Q1 is off. As such, the power saving circuit 110 outputs high level and the processor 106 and the power providing module 108 is in sleep mode, which conserves power.
It is noted that the power saving circuit 110 is not limited to the structure shown in FIG. 2. The power saving circuit 110 can be changed to any suitable structure, such as, the relation between the controlling signal and the mode of the processor 106 and the power providing module 108 can be changed to other relations. The transistor Q1 can be changed to other elements. The connection between the transistor Q1 and the voltage dividing module 114 can be changed to other connections.
The network device 10 provided by embodiments of the present disclosure couples the displaying signals transmitted from the network module 104 to the status displaying module 102 using the power saving circuit 110 and controls modes of the processor 106 and the power providing module 108 according to the coupled signals. The network device 10 directs the processor 106 and the power providing module 108 to enter working mode upon the condition that the network device 10 processes and transmits the network data and sleep mode upon the condition that the network device 10 stops processing and transmitting the network data, which consequently conserves power.
While various embodiments of the present disclosure have been described above, it should be understood that they have been presented using example only and not using limitation. Thus the breadth and scope of the present disclosure should not be limited by the above-described embodiments, but should be defined only in accordance with the following claims and their equivalents.

Claims (10)

What is claimed is:
1. A network device, comprising:
a network module operable to implement network functions of the network device;
a status displaying module operable to receive displaying signals from the network module, to indicate operating status of the network device using a plurality of displaying signal transmission lines connecting the network module and the status displaying module;
a processor operable to direct the network module to implement the network functions;
a power providing module operable to provide power for the processor, the network module, and the status displaying module; and
a power saving circuit coupled to the plurality of displaying signal transmission lines connecting the network module and the status displaying module, and operable to couple the displaying signals transmitted to the status displaying module from the network module to obtain coupled signals and to control modes of the processor and the power providing module according to existence of the coupled signals, wherein the power saving circuit comprises:
a signal inputting module operable to input the coupled signals;
a transistor, wherein the base of the transistor is connected to the signal inputting module, the emitter of the transistor is connected to the ground, and the transistor is on upon the condition that the coupled signals are present and off upon the condition that no coupled signals are present; and
a voltage dividing module operable to receive logic signals from general purpose input output (GPIO) ports of the network device, connected to the emitter of the transistor, operable to output a controlling signal according to the transistor and the logic signals so as to control modes of the processor and the power providing module, wherein the voltage dividing module comprises:
a first dividing resistor operable to receive a first logic signal from a first GPIO port of the network device;
a second dividing resistor operable to receive a second logic signal from a second GPIO port of the network device;
a dividing capacitor, wherein one end of the dividing capacitor is connected to the first dividing resistor and the second dividing resistor, and another end of the dividing capacitor is connected to the ground; and
a third dividing resistor, wherein one end of the third dividing resistor is connected to the first dividing resistor and the second dividing resistor, another end of the third dividing resistor is connected to the emitter of the transistor.
2. The network device as claimed in claim 1, wherein the power saving circuit directs the processor and the power providing module to enter a working mode upon the condition that the coupled signals are present.
3. The network device as claimed in claim 1, wherein the power saving circuit directs the processor and the power providing module to enter a sleep mode upon the condition that the coupled signals are not present.
4. The network device as claimed in claim 1, wherein the signal inputting module comprises a plurality of signal inputting lines which are respectively coupled to the plurality of displaying signal transmission lines connecting the network module and the status displaying module.
5. The network device as claimed in claim 4, wherein the coupled signals are present upon the condition that signals are present in any one of the signal inputting lines.
6. The network device as claimed in claim 1, wherein the processor and the power providing module are changed to enter sleep mode if the controlling signal output by the voltage dividing module is high level.
7. The network device as claimed in claim 1, wherein the processor and the power providing module are changed to enter working mode if the controlling signal output by the voltage dividing module is low level.
8. The network device as claimed in claim 1, wherein the first logic signal and the second logic signal comprise high level and floating.
9. The network device as claimed in claim 8, wherein the voltage dividing module outputs the controlling signal by one end of the first dividing resistor and the second dividing resistor which connected to the dividing capacitor and the third dividing resistor.
10. The network device as claimed in claim 1, wherein the network module is a physical layer of the Ethernet standard.
US12/582,804 2009-08-07 2009-10-21 Network device Expired - Fee Related US8436719B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN2009203076204U CN201497951U (en) 2009-08-07 2009-08-07 network device
CN200920307620 2009-08-07
CN200920307620.4 2009-08-07

Publications (2)

Publication Number Publication Date
US20110032083A1 US20110032083A1 (en) 2011-02-10
US8436719B2 true US8436719B2 (en) 2013-05-07

Family

ID=42441154

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/582,804 Expired - Fee Related US8436719B2 (en) 2009-08-07 2009-10-21 Network device

Country Status (2)

Country Link
US (1) US8436719B2 (en)
CN (1) CN201497951U (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6222746B1 (en) * 1998-02-09 2001-04-24 Samsung Electronics Co., Ltd. Power supply device and method with a power factor correction circuit
US6996124B1 (en) * 2001-03-23 2006-02-07 Advanced Micro Devices, Inc. Mechanism to strip LARQ header and regenerate FCS to support sleep mode wake up
US20090011706A1 (en) * 2006-05-23 2009-01-08 Innovision Research & Technology Plc Near field RF communicators and near field communications-enabled devices
US20090034788A1 (en) * 2006-12-21 2009-02-05 Harry Sim Sense/control devices, configuration tools and methods for such devices, and systems including such devices
US7804859B2 (en) * 2008-06-30 2010-09-28 Silicon Laboratories, Inc. System and method of providing electrical isolation

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6222746B1 (en) * 1998-02-09 2001-04-24 Samsung Electronics Co., Ltd. Power supply device and method with a power factor correction circuit
US6996124B1 (en) * 2001-03-23 2006-02-07 Advanced Micro Devices, Inc. Mechanism to strip LARQ header and regenerate FCS to support sleep mode wake up
US20090011706A1 (en) * 2006-05-23 2009-01-08 Innovision Research & Technology Plc Near field RF communicators and near field communications-enabled devices
US20090034788A1 (en) * 2006-12-21 2009-02-05 Harry Sim Sense/control devices, configuration tools and methods for such devices, and systems including such devices
US7804859B2 (en) * 2008-06-30 2010-09-28 Silicon Laboratories, Inc. System and method of providing electrical isolation

Also Published As

Publication number Publication date
CN201497951U (en) 2010-06-02
US20110032083A1 (en) 2011-02-10

Similar Documents

Publication Publication Date Title
US7489158B2 (en) Feedback circuit for line load compensation and reflection reduction
CN107070445B (en) Serial communication interface function switching circuit and method
US20220256000A1 (en) Network connection method and network device using network connection method
CN201204574Y (en) Circuit for switching RS232 signal level
CN208903424U (en) An IoT data acquisition module
CN104394101B (en) The quickly configuration method that a kind of Multifunction cross based on toggle switch is changed planes
CN205068378U (en) Multi -functional wireless serial ports device
CN102857208B (en) High-speed bidirectional communication isolating circuit based on dual optocouplers
US8436719B2 (en) Network device
US8097841B2 (en) Conversion circuit for converting data of signal line between an air-conditioner and a computer
CN119135203A (en) Multi-protocol transceiver circuits and industrial control equipment for industrial applications
CN210380807U (en) Compatible with 5-24V pulse receiving circuit
CN211702477U (en) Wireless weak current dry contact adapter
CN110034989A (en) CAN transmission circuit and CAN communication system
CN206178787U (en) A control circuit for improving RS485 bus data transmission reliability
CN101750968A (en) Multifunctional input/output interface board
CN205196014U (en) LED drive arrangement with circuit joins conversely corrects function
CN209447019U (en) RS485 equipment connects circuit and system
CN211429350U (en) Cloud data acquisition system based on Internet of things
CN202145647U (en) Protocol converter
CN210985632U (en) Multi-output short-circuit protection circuit
CN106597897A (en) Constant current source multi-channel control interlocking circuit
CN112532498A (en) Single-bus communication circuit
CN201569170U (en) Communication system of gas water heater with function of stagger joint and remedy
CN203406877U (en) A SFF2X10 optical transceiver module

Legal Events

Date Code Title Description
AS Assignment

Owner name: HON HAI PRECISION INDUSTRY CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHIANG, KUO-WEI;REEL/FRAME:023400/0980

Effective date: 20091015

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20250507