US8086920B2 - Method of controlling a test mode of a circuit - Google Patents

Method of controlling a test mode of a circuit Download PDF

Info

Publication number
US8086920B2
US8086920B2 US12123191 US12319108A US8086920B2 US 8086920 B2 US8086920 B2 US 8086920B2 US 12123191 US12123191 US 12123191 US 12319108 A US12319108 A US 12319108A US 8086920 B2 US8086920 B2 US 8086920B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
test
signal
circuit
vector
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12123191
Other versions
US20080222467A1 (en )
Inventor
James E. Miller, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/31701Arrangements for setting the Unit Under Test [UUT] in a test mode

Abstract

A test vector decode circuit includes a lockout circuit to prevent inadvertent latching of output vectors. The test vector decode circuit is driven by an additional output vector from the test vector decode circuit. The additional output vector, as well as the other output vectors, undergo at least one latching. A signal transmitted by the additional output vector as a result of the final latching activates the lockout circuit. The test vector decode circuit also receives a supervoltage signal. Only by turning off the supervoltage signal can all of the output test vectors be reset, including the additional output vector.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of application Ser. No. 10/804,371, filed Mar. 19, 2004, now U.S. Pat. No. 7,376,874, issued May 20, 2008, which is a continuation of application Ser. No. 10/449,452 filed May 30, 2003, now U.S. Pat. No. 6,760,875, issued Jul. 6, 2004; which is a continuation of application Ser. No. 10/155,398, filed May 22, 2002, now U.S. Pat. No. 6,591,386, issued Jul. 8, 2003; which is a continuation of application Ser. No. 09/658,327, filed Sep. 8, 2000, now U.S. Pat. No. 6,421,800, issued Jul. 16, 2002; which is a continuation of application Ser. No. 09/324,738, filed Jun. 3, 1999, now U.S. Pat. No. 6,138,258, issued Oct. 24, 2000; which is a divisional of application Ser. No. 08/883,181, filed Jun. 26, 1997, now U.S. Pat. No. 5,944,845, issued Aug. 31, 1999.

TECHNICAL FIELD

This invention relates generally to integrated circuit devices and, more specifically, to a circuit and method for controlling the ability of such devices to enter into a test mode.

BACKGROUND

The testing of memory devices in the prior art generally involves receiving inputs from several memory addresses at one time into a test vector decoding circuit and performing logic functions on those inputs. The resulting output test vectors are used to perform operations on various devices, such as compressing address circuits or disabling regulators. Once testing has been completed, the values of the output test vectors will remain consistent for the purpose of driving circuits during non-test operations of the memory device.

One possible method of triggering the test mode as disclosed in the prior art is to use two signals. For example, a WCBR signal (Write enable signal at low with the CAS signal transmitted Before the RAS signal) sent during the transmission of a supervoltage signal is often used. The supervoltage signal will have a higher potential than the standard supply voltage. This supervoltage signal may generally be applied consistently throughout both test and non-test modes of the memory device. Only during the test mode, however, will the WCBR signal deliberately appear.

Nevertheless, it is possible that placing the memory device in a noisy environment may result in an errant WCBR signal being sent to the test vector decode circuit during a non-test mode. For example, memory devices are often subjected to a burn-in process, wherein the memory devices are operated at higher-than-usual voltages and temperatures in order to identify weak memory devices. This noisy process could result in random signals being transmitted through the write enable, CAS, and RAS paths so as to trigger a false WCBR signal and latch the test vector decode circuit. In that event, the test vector decode circuit would process the memory address inputs at their present random state. The resulting output vectors might not have the proper values. As a consequence, parts of the integrated device that should receive a particular value may no longer do so. For example, it is possible that one of the output vectors may represent an errant “ground VBB” signal transmitted at the wrong time. That would ground the substrate of the memory device, thereby causing a high current mode and eventual meltdown of the circuitry. Therefore, it would be a benefit to the art to be able to prevent the memory circuit from inadvertently entering a test mode.

BRIEF SUMMARY OF THE INVENTION

Accordingly, one embodiment of the present invention provides a lockout circuit for an operations circuit. The operations circuit is configured to receive one or more sets of inputs. Upon receiving a latching signal, the operations circuit performs a decode operation on the present set of inputs A0 through An. The decode operation, in turn, establishes a value for one or more output vectors in response to a latch signal. Further, a disable vector is included as one of the output vectors. At least one of the input sets is configured to establish a lockout value for the disable vector. Thus, once the appropriate set is input and latched, the resulting disable vector prevents inadvertent latching signals from reaching the operations circuit. However, the operations circuit is also configured to receive a reset signal and reset the disable vector in response to that signal.

In another embodiment, the operations circuit is a test vector decode circuit configured to receive a supervoltage signal. The supervoltage signal is generally maintained during all operations of the test vector decode circuit. The test vector decode circuit is configured to reset all output vectors in response to turning off the supervoltage signal. In addition, the latching signal is combined with the disable vector through logic circuitry before reaching the test vector decode circuit. Latching operations proceed as described above until the disable vector changes the logic circuitry output, thereby locking out further latching signals. Once that occurs, the output vectors will not change unless the supervoltage signal is removed. In that event, all of the test vectors would be reset and any errors in the operation of the memory circuit could more likely be traced to the interruption of the supervoltage signal rather than to inadvertent latching signals. Thus, in addition to the advantages of preventing inadvertent activation of the test mode using a minimal amount of die space, this embodiment also simplifies error detection and correction.

Still other exemplary embodiments operate similarly but use different logic circuitry configurations. Further, the test vector decode circuits in these embodiments are configured to enable latching and resetting in a manner consistent with the logic circuitry configurations.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 depicts a schematic diagram of a test mode circuit as exists in the prior art.

FIG. 2 is a timing diagram illustrating the combined input signals used, both in the prior art and in an exemplary embodiment of the claimed invention, to latch the test vectors to output.

FIG. 3 is a schematic diagram a first exemplary embodiment of the present invention.

FIG. 4 is a schematic diagram of a second exemplary embodiment of the present invention.

FIG. 5 is a schematic diagram of a third exemplary embodiment of the present invention.

FIG. 6 is a schematic diagram of a fourth exemplary embodiment of the present invention.

FIG. 7 is a schematic diagram of a fifth exemplary embodiment of the present invention.

FIG. 8 is a schematic diagram of a sixth exemplary embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

As FIG. 1 demonstrates, testing the operation of a memory circuit as taught by the prior art is generally performed by directing signals to a test vector decode circuit 10 from a plurality of memory addresses A0 through An, wherein n is m integer. The test vector decode circuit 10 is usually a multiplexer, but regardless of the specific configuration of the test vector decode circuit 10, it will subject the inputs to one or more logic operations and generate a plurality of output test vectors V0 through Vm, wherein m is an integer that may or may not be equal to integer n. In addition, a supervoltage detect circuit 12 is provided and is configured to respond to an external signal P by transmitting a supervoltage signal (SV) to a reset input terminal 14 of the test vector decode circuit 10.

The test vector decode circuit 10 resets all output test vectors V0 through Vm in response to a low SV signal. Thus, as long as SV remains at a high supervoltage potential, the output test vectors V0 through Vm maintain the values established as of the last logic operation. Logic operations are initiated by a signal sent to a latch input terminal 16 of the test vector decode circuit 10. In this embodiment, the test vector decode circuit 10 is configured to allow latching of the output test vectors V0 through Vm in response to a low WCBR signal, designated in FIG. 1 as WCBR*. This WCBR* signal is output by a WCBR detect circuit 18 which receives the signals RAS (Row Address Strobe), CAS (Column Address Strobe), and WE (Write Enable). FIG. 2 demonstrates the required state of these signals in order to latch the output test vectors: if (1) WE is low, and (2) CAS transmits a low signal before RAS does, then the WCBR detect circuit 18 will output a WCBR* signal for latching the output test vectors V0 through Vm. FIG. 2 also illustrates the cycle length of the test vectors in relation to the duration of the three signals. After the output test vectors V0 through Vm have been latched, they are used to drive external devices. Further inputs and latchings may be used to alter the drive of these external devices. Once testing is over, however, the drive signals should generally maintain their value.

The combination of signals generating WCBR is chosen to trigger the latching of the output vectors because that combination is not intentionally used during non-test operations of the memory device. This reduces the chance of accidental latching and changing of the output test vectors at inappropriate times. As mentioned above, however, that combination of signals may appear as a glitch in noisy environments such as the burn-in process.

In order to prevent such accidental latching and the resulting consequences, a preferred embodiment of the present invention provides an additional output test vector Vdis that is used in conjunction with a logic unit such as an OR gate 20 to lock out further WCBR* signals. As shown in FIG. 3, the OR gate 20 is electrically interposed between the WCBR detect circuit 18 and the latch input terminal 16. As a result, the WCBR* signal serves as a first input for the OR gate 20. The output test vector Vdis serves as a second input for the OR gate 20. Initially, Vdis transmits a low signal and WCBR* transmits a high signal. As a result, the OR gate 20 outputs a high signal and there is no latching.

When CAS is transmitted before RAS with WE at low, the WCBR* signal changes to low. The OR gate 20 recognizes the change. Accordingly, the output of OR gate 20 also changes to low and allows electrical communication within the test vector decode circuit 10. As a result of the decode operations performed on the inputs, the values of one or more output vectors are established. If Vdis is one of the output vectors affected by the inputs, then Vdis will generate and maintain a high signal. This signal, which can be described as a “lockout” signal for purposes of this application, changes the OR gate 20 output back to a high signal. Regardless of further changes in the WCBR* signal, the OR gate 20 will continue to output a high signal as long as Vdis is high. Thus, the high signal from Vdis blocks any other output test vector from being latched, and the test mode is ended. The only way this test vector lockout mode can be changed is if a low SV signal is transmitted to the reset input terminal 14. Doing so activates the reset function of the test vector decode circuit 10. Therefore, if the tested devices are operating in an unexpected manner, it is more likely that such a problem would be due to the supervoltage signal and its related circuitry rather than to accidental latching of the output test vectors.

Moreover, the current invention covers other embodiments having different lockout configurations. For example, FIG. 4 illustrates that the OR gate 20 can be replaced by another logic unit, such as a NOR gate 22. While the required input values remain the same as in the previous embodiment, the test vector decode circuit 10 is now configured to allow latching in response to a high signal received at the latch input terminal 16. Thus, before lockout, Vdis transmits a low signal. Accordingly, the NOR gate 22 will transmit a high latch enable signal in response to the low WCBR* signal input. Once the appropriate inputs are decoded to change the value of Vdis to a high signal, the NOR gate 22 will continue to transmit a low signal, regardless of further low WCBR* signals, until the output vectors are reset.

In addition to using other logic units, one could choose to enable a lockout mode in response to different inputs. In FIG. 5, the test vector decode circuit 10 is once again configured to enable latching in response to a high signal. In this embodiment, however, the enabling signal comes from the output of an AND gate 24. Furthermore, Vdis is initially transmitting a high signal rather than a low one. Thus, latching will occur during this Vdis state when the WCBR* signal is high rather than low. In order to lock out further WCBR* signals, the Vdis vector must be changed to low by decoding the proper input values.

FIG. 6 depicts yet another embodiment, wherein the test vector decode circuit 10 is configured to allow latching in response to a low signal output from a NAND gate 26. As in the previous embodiment, a high WCBR* signal will cause latching only as long as Vdis transmits a high signal.

It should be further noted that WCBR* and SV are not the only signals that could be used to latch and reset the output vectors. They have been identified in this specification for demonstrative purposes only. FIG. 7 illustrates that, in general, all that is needed is some sort of operations circuit 28 configured to receive at least one input A, perform some function based on that input, and transmit at least one output B. In addition, the operations circuit 28 is configured to perform its function in response to receiving a function prompt signal 30. However, that signal 30 is subject to being blocked by any embodiment of the current invention, such as some form of lockout circuit 32. Nevertheless, the operations circuit 28 could be configured to once again receive the latching prompt signal in response to a reset prompt signal 34.

One of ordinary skill can appreciate that, although specific embodiments of this invention have been described for purposes of illustration, various modifications can be made without departing from the spirit and scope of the invention. For example, the memory device could be configured to provide a test vector lockout signal from an external device 36 that is independent from the test vector decode circuit 10 and the output test vectors V0 through Vm, as shown in FIG. 8. Furthermore, resetting the test vector lockout signal could also be independent from resetting all other output vectors. Such an embodiment could comprise sending a reset signal directly to the external device 36. Accordingly, the invention is not limited except as stated in the claims.

Claims (14)

1. A method of controlling reentry of a test vector decode circuit into a test mode, comprising:
making a reentry into a test mode of a test vector decode circuit dependent upon a change of an output vector of the test vector decode circuit; and
making the change of the output vector dependent upon a reset signal.
2. The method of claim 1, wherein the making a reentry into a test mode of a test vector decode circuit dependent upon a change of an output vector of the test vector decode circuit, comprises:
initiating a test mode blocking signal after the test vector decode circuit completes a first test mode; and
exclusively controlling a test mode entry function of the test vector decode circuit with the test mode blocking signal.
3. The method of claim 2, further comprising generating the test mode blocking signal responsive to a final test latch of the test vector decode circuit during the first test mode.
4. The method of claim 3, further comprising generating the test mode blocking signal with the test vector decode circuit.
5. The method of claim 2, further comprising resetting the test mode blocking signal in response to a reception of the reset signal.
6. The method of claim 2, wherein the initiating a test mode blocking signal is in response to receipt of a test-mode-end signal.
7. The method of claim 2, wherein exclusively controlling with the test mode blocking signal includes gating the test mode entry function with one of an OR, NOR, AND, or NAND logic gate.
8. The method of claim 2, further comprising preserving a state of an output of the test vector decode circuit in response to activation of the test mode blocking signal.
9. The method of claim 2, wherein the test mode blocking signal is an output of the test vector decode circuit responsive to the test mode entry function.
10. The method of claim 2, wherein the initiating a test mode blocking signal comprises:
initiating a latch mode;
deriving an output signal from a logic operation performed on an input signal while in the latch mode; and
initiating the test mode blocking signal to disable the latch mode.
11. The method of claim 10, wherein the deriving an output signal comprises deriving a plurality of output signals, and wherein the test mode blocking signal is one of the plurality of output signals.
12. The method of claim 11, further comprising reestablishing the latch mode through a reset signal.
13. The method of claim 12, further comprising reestablishing the latch mode exclusively through the reset signal.
14. The method claim 13, wherein reestablishing the latch mode exclusively through the reset signal comprises resetting the test mode blocking signal.
US12123191 1997-06-26 2008-05-19 Method of controlling a test mode of a circuit Active 2019-10-12 US8086920B2 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
US08883181 US5944845A (en) 1997-06-26 1997-06-26 Circuit and method to prevent inadvertent test mode entry
US09324738 US6138258A (en) 1997-06-26 1999-06-03 Circuit and method to prevent inadvertent test mode entry
US09658327 US6421800B1 (en) 1997-06-26 2000-09-08 Circuit and method to prevent inadvertent test mode entry
US10155398 US6591386B2 (en) 1997-06-26 2002-05-22 Method to prevent inadvertent test mode entry
US10449452 US6760875B2 (en) 1997-06-26 2003-05-30 Method of testing a circuit using an output vector
US10804371 US7376874B2 (en) 1997-06-26 2004-03-19 Method of controlling a test mode of a circuit
US12123191 US8086920B2 (en) 1997-06-26 2008-05-19 Method of controlling a test mode of a circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12123191 US8086920B2 (en) 1997-06-26 2008-05-19 Method of controlling a test mode of a circuit
US13323919 US8281193B2 (en) 1997-06-26 2011-12-13 Method of protecting a test circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10804371 Division US7376874B2 (en) 1997-06-26 2004-03-19 Method of controlling a test mode of a circuit

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13323919 Division US8281193B2 (en) 1997-06-26 2011-12-13 Method of protecting a test circuit

Publications (2)

Publication Number Publication Date
US20080222467A1 true US20080222467A1 (en) 2008-09-11
US8086920B2 true US8086920B2 (en) 2011-12-27

Family

ID=25382126

Family Applications (9)

Application Number Title Priority Date Filing Date
US08883181 Expired - Lifetime US5944845A (en) 1997-06-26 1997-06-26 Circuit and method to prevent inadvertent test mode entry
US09324738 Expired - Lifetime US6138258A (en) 1997-06-26 1999-06-03 Circuit and method to prevent inadvertent test mode entry
US09658334 Expired - Lifetime US6289479B1 (en) 1997-06-26 2000-09-08 Circuit to prevent inadvertent test mode entry
US09658327 Expired - Lifetime US6421800B1 (en) 1997-06-26 2000-09-08 Circuit and method to prevent inadvertent test mode entry
US10155398 Expired - Lifetime US6591386B2 (en) 1997-06-26 2002-05-22 Method to prevent inadvertent test mode entry
US10449452 Expired - Lifetime US6760875B2 (en) 1997-06-26 2003-05-30 Method of testing a circuit using an output vector
US10804371 Active 2019-05-14 US7376874B2 (en) 1997-06-26 2004-03-19 Method of controlling a test mode of a circuit
US12123191 Active 2019-10-12 US8086920B2 (en) 1997-06-26 2008-05-19 Method of controlling a test mode of a circuit
US13323919 Expired - Fee Related US8281193B2 (en) 1997-06-26 2011-12-13 Method of protecting a test circuit

Family Applications Before (7)

Application Number Title Priority Date Filing Date
US08883181 Expired - Lifetime US5944845A (en) 1997-06-26 1997-06-26 Circuit and method to prevent inadvertent test mode entry
US09324738 Expired - Lifetime US6138258A (en) 1997-06-26 1999-06-03 Circuit and method to prevent inadvertent test mode entry
US09658334 Expired - Lifetime US6289479B1 (en) 1997-06-26 2000-09-08 Circuit to prevent inadvertent test mode entry
US09658327 Expired - Lifetime US6421800B1 (en) 1997-06-26 2000-09-08 Circuit and method to prevent inadvertent test mode entry
US10155398 Expired - Lifetime US6591386B2 (en) 1997-06-26 2002-05-22 Method to prevent inadvertent test mode entry
US10449452 Expired - Lifetime US6760875B2 (en) 1997-06-26 2003-05-30 Method of testing a circuit using an output vector
US10804371 Active 2019-05-14 US7376874B2 (en) 1997-06-26 2004-03-19 Method of controlling a test mode of a circuit

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13323919 Expired - Fee Related US8281193B2 (en) 1997-06-26 2011-12-13 Method of protecting a test circuit

Country Status (1)

Country Link
US (9) US5944845A (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5627478A (en) * 1995-07-06 1997-05-06 Micron Technology, Inc. Apparatus for disabling and re-enabling access to IC test functions
US5944845A (en) 1997-06-26 1999-08-31 Micron Technology, Inc. Circuit and method to prevent inadvertent test mode entry
US6347381B1 (en) * 1998-10-30 2002-02-12 Stmicroelectronics, Inc. Test mode circuitry for electronic storage devices and the like
US6829737B1 (en) * 2000-08-30 2004-12-07 Micron Technology, Inc. Method and system for storing device test information on a semiconductor device using on-device logic for determination of test results
US6943575B2 (en) * 2002-07-29 2005-09-13 Micron Technology, Inc. Method, circuit and system for determining burn-in reliability from wafer level burn-in
US7183792B2 (en) * 2003-04-01 2007-02-27 Micron Technology, Inc. Method and system for detecting a mode of operation of an integrated circuit, and a memory device including same
GB0425795D0 (en) * 2004-11-24 2004-12-22 Givaudan Sa Composition

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4307463A (en) * 1980-02-08 1981-12-22 General Signal Corporation Vital rate decoder
US4366393A (en) 1979-03-15 1982-12-28 Nippon Electric Co., Ltd. Integrated logic circuit adapted to performance tests
US4398146A (en) 1979-11-02 1983-08-09 U.S. Philips Corporation Test circuit for MOS devices
US4617662A (en) * 1983-12-12 1986-10-14 General Signal Corporation Vital message system with unique function identification
US5072138A (en) * 1990-08-17 1991-12-10 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with sequential clocked access codes for test mode entry
US5155704A (en) 1990-10-16 1992-10-13 Micron Technology, Inc. Memory integrated circuit test mode switching
US5168181A (en) 1990-05-25 1992-12-01 Sgs-Thomson Microelectronics S.R.L. Spike filtering circuit for logic signals
US5245577A (en) 1990-11-06 1993-09-14 Micron Technology, Inc. Integrated circuit two-cycle test mode activation circuit
US5408435A (en) 1990-08-17 1995-04-18 Sgs-Thompson Microelectronics, Inc. Semiconductor memory with inhibited test mode entry during power-up
US5475640A (en) 1988-10-31 1995-12-12 Texas Instruments Incorporated Method and apparatus for inhibiting a predecoder when selecting a redundant row line
US5604756A (en) 1993-04-15 1997-02-18 Advantest Corporation Testing device for concurrently testing a plurality of semiconductor memories
US5615164A (en) 1995-06-07 1997-03-25 International Business Machines Corporation Latched row decoder for a random access memory
US5651123A (en) 1994-07-15 1997-07-22 Mitsubishi Denki Kabushiki Kaisha Program execution control device having addressability in accordance with M series pseudo-random number sequence
US5734661A (en) 1996-09-20 1998-03-31 Micron Technology, Inc. Method and apparatus for providing external access to internal integrated circuit test circuits
US5778004A (en) 1995-06-02 1998-07-07 Unisys Corporation Vector translator
US5787096A (en) 1996-04-23 1998-07-28 Micron Technology, Inc. Circuit and method for testing an integrated circuit
US5831997A (en) 1996-03-29 1998-11-03 Kabushiki Kaisha Toshiba Pattern generating apparatus
US5935266A (en) 1996-11-15 1999-08-10 Lucent Technologies Inc. Method for powering-up a microprocessor under debugger control
US5944845A (en) 1997-06-26 1999-08-31 Micron Technology, Inc. Circuit and method to prevent inadvertent test mode entry
US5951703A (en) 1993-06-28 1999-09-14 Tandem Computers Incorporated System and method for performing improved pseudo-random testing of systems having multi driver buses
US6061817A (en) 1996-06-10 2000-05-09 Cypress Semiconductor Corp. Method and apparatus for generating test pattern for sequence detection

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5264742A (en) * 1990-01-09 1993-11-23 Sgs-Thomson Microelectronics, S.A. Security locks for integrated circuit
JPH05150018A (en) * 1991-12-02 1993-06-18 Nec Eng Ltd Logic circuit test mode setting method and circuit
JP2550837B2 (en) * 1992-09-25 1996-11-06 日本電気株式会社 The scan path of the test control circuit
JP3331481B2 (en) * 1993-07-14 2002-10-07 日本テキサス・インスツルメンツ株式会社 Test circuit of a semiconductor device

Patent Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4366393A (en) 1979-03-15 1982-12-28 Nippon Electric Co., Ltd. Integrated logic circuit adapted to performance tests
US4398146A (en) 1979-11-02 1983-08-09 U.S. Philips Corporation Test circuit for MOS devices
US4307463A (en) * 1980-02-08 1981-12-22 General Signal Corporation Vital rate decoder
US4617662A (en) * 1983-12-12 1986-10-14 General Signal Corporation Vital message system with unique function identification
US5475640A (en) 1988-10-31 1995-12-12 Texas Instruments Incorporated Method and apparatus for inhibiting a predecoder when selecting a redundant row line
US5475640B1 (en) 1988-10-31 1999-09-07 Texas Instruments Inc Method and apparatus for inhibiting a predecoder when selecting a redundant row line
US5168181A (en) 1990-05-25 1992-12-01 Sgs-Thomson Microelectronics S.R.L. Spike filtering circuit for logic signals
US5408435A (en) 1990-08-17 1995-04-18 Sgs-Thompson Microelectronics, Inc. Semiconductor memory with inhibited test mode entry during power-up
US5072138A (en) * 1990-08-17 1991-12-10 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with sequential clocked access codes for test mode entry
US5155704A (en) 1990-10-16 1992-10-13 Micron Technology, Inc. Memory integrated circuit test mode switching
US5245577A (en) 1990-11-06 1993-09-14 Micron Technology, Inc. Integrated circuit two-cycle test mode activation circuit
US5604756A (en) 1993-04-15 1997-02-18 Advantest Corporation Testing device for concurrently testing a plurality of semiconductor memories
US5951703A (en) 1993-06-28 1999-09-14 Tandem Computers Incorporated System and method for performing improved pseudo-random testing of systems having multi driver buses
US5651123A (en) 1994-07-15 1997-07-22 Mitsubishi Denki Kabushiki Kaisha Program execution control device having addressability in accordance with M series pseudo-random number sequence
US5778004A (en) 1995-06-02 1998-07-07 Unisys Corporation Vector translator
US5615164A (en) 1995-06-07 1997-03-25 International Business Machines Corporation Latched row decoder for a random access memory
US5831997A (en) 1996-03-29 1998-11-03 Kabushiki Kaisha Toshiba Pattern generating apparatus
US5787096A (en) 1996-04-23 1998-07-28 Micron Technology, Inc. Circuit and method for testing an integrated circuit
US6061817A (en) 1996-06-10 2000-05-09 Cypress Semiconductor Corp. Method and apparatus for generating test pattern for sequence detection
US5734661A (en) 1996-09-20 1998-03-31 Micron Technology, Inc. Method and apparatus for providing external access to internal integrated circuit test circuits
US5935266A (en) 1996-11-15 1999-08-10 Lucent Technologies Inc. Method for powering-up a microprocessor under debugger control
US5944845A (en) 1997-06-26 1999-08-31 Micron Technology, Inc. Circuit and method to prevent inadvertent test mode entry
US6138258A (en) 1997-06-26 2000-10-24 Micron Technology, Inc. Circuit and method to prevent inadvertent test mode entry
US6289479B1 (en) 1997-06-26 2001-09-11 Micron Technology, Inc. Circuit to prevent inadvertent test mode entry
US6421800B1 (en) 1997-06-26 2002-07-16 Micron Technology, Inc. Circuit and method to prevent inadvertent test mode entry
US6591386B2 (en) 1997-06-26 2003-07-08 Micron Technology, Inc. Method to prevent inadvertent test mode entry
US6760875B2 (en) 1997-06-26 2004-07-06 Micron Technology, Inc. Method of testing a circuit using an output vector
US7376874B2 (en) 1997-06-26 2008-05-20 Micron Technology, Inc. Method of controlling a test mode of a circuit

Also Published As

Publication number Publication date Type
US20040181725A1 (en) 2004-09-16 application
US20120084612A1 (en) 2012-04-05 application
US6760875B2 (en) 2004-07-06 grant
US20020144198A1 (en) 2002-10-03 application
US7376874B2 (en) 2008-05-20 grant
US6591386B2 (en) 2003-07-08 grant
US20080222467A1 (en) 2008-09-11 application
US6289479B1 (en) 2001-09-11 grant
US6421800B1 (en) 2002-07-16 grant
US6138258A (en) 2000-10-24 grant
US20030196152A1 (en) 2003-10-16 application
US8281193B2 (en) 2012-10-02 grant
US5944845A (en) 1999-08-31 grant

Similar Documents

Publication Publication Date Title
US5612963A (en) Hybrid pattern self-testing of integrated circuits
US6519194B2 (en) Semiconductor memory device with a rapid packet data input, capable of operation check with low speed tester
US5090035A (en) Linear feedback shift register
US4903266A (en) Memory self-test
US6226766B1 (en) Method and apparatus for built-in self-test of smart memories
US5260950A (en) Boundary-scan input circuit for a reset pin
US5305284A (en) Semiconductor memory device
US5938784A (en) Linear feedback shift register, multiple input signature register, and built-in self test circuit using such registers
US6658611B1 (en) Programmable built-in self-test system for semiconductor memory device
US5258986A (en) Tightly coupled, low overhead RAM built-in self-test logic with particular applications for embedded memories
US5012185A (en) Semiconductor integrated circuit having I/O terminals allowing independent connection test
US6366867B2 (en) Method and apparatus for providing controllable compensation factors to a compensated driver circuit which may be used to perform testing of the structural integrity of the compensated driver circuit
US6026039A (en) Parallel test circuit for semiconductor memory
US6307424B1 (en) Programmable impedance control output circuit and programmable impedance control method thereof in semiconductor device
US4951254A (en) Static memory unit having a plurality of test modes, and computer equipped with such units
US7002364B2 (en) Semiconductor device for reducing the number of probing pad used during wafer test and method for testing the same
US6028798A (en) Low voltage test mode operation enable scheme with hardware safeguard
US6553530B1 (en) Integrated circuit devices that include self-test apparatus for testing a plurality of functional blocks and methods of testing same
US6829737B1 (en) Method and system for storing device test information on a semiconductor device using on-device logic for determination of test results
US4980889A (en) Multi-mode testing systems
US5627478A (en) Apparatus for disabling and re-enabling access to IC test functions
US5053698A (en) Test device and method for testing electronic device and semiconductor device having the test device
US5633877A (en) Programmable built-in self test method and controller for arrays
US6031786A (en) Operation control circuits and methods for integrated circuit memory devices
US5146161A (en) Integrated circuit test system

Legal Events

Date Code Title Description
CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426