US8069423B2 - System and method for model based multi-patterning optimization - Google Patents
System and method for model based multi-patterning optimization Download PDFInfo
- Publication number
- US8069423B2 US8069423B2 US12/189,692 US18969208A US8069423B2 US 8069423 B2 US8069423 B2 US 8069423B2 US 18969208 A US18969208 A US 18969208A US 8069423 B2 US8069423 B2 US 8069423B2
- Authority
- US
- United States
- Prior art keywords
- images
- pattern
- particular pattern
- patterns
- exposure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 165
- 238000005457 optimization Methods 0.000 title abstract description 28
- 238000000059 patterning Methods 0.000 title description 9
- 238000013461 design Methods 0.000 claims abstract description 62
- 238000000354 decomposition reaction Methods 0.000 claims abstract description 23
- 238000003860 storage Methods 0.000 claims description 11
- 230000014509 gene expression Effects 0.000 claims description 9
- 238000004590 computer program Methods 0.000 claims 7
- 238000013178 mathematical model Methods 0.000 claims 5
- 230000001419 dependent effect Effects 0.000 claims 2
- 230000008569 process Effects 0.000 abstract description 126
- 230000006870 function Effects 0.000 description 50
- 238000004519 manufacturing process Methods 0.000 description 11
- 238000005070 sampling Methods 0.000 description 11
- 230000003287 optical effect Effects 0.000 description 9
- 238000012545 processing Methods 0.000 description 8
- 239000000758 substrate Substances 0.000 description 8
- 238000004040 coloring Methods 0.000 description 6
- 238000004422 calculation algorithm Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 238000012937 correction Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 238000005286 illumination Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 230000010363 phase shift Effects 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000012897 Levenberg–Marquardt algorithm Methods 0.000 description 1
- 230000003542 behavioural effect Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000011002 quantification Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000010076 replication Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70466—Multiple exposures, e.g. combination of fine and coarse exposures, double patterning or multiple exposures for printing a single feature
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/68—Preparation processes not covered by groups G03F1/20 - G03F1/50
- G03F1/70—Adapting basic layout or design of masks to lithographic process requirements, e.g., second iteration correction of mask patterns for imaging
Definitions
- the invention relates to the design and manufacture of integrated circuits. Specifically, the invention relates to systems and methods for improving the photolithographic printability of an integrated circuit design layout.
- An integrated circuit is a device (e.g., a semiconductor device) or electronic system that includes many electronic components, such as transistors, resistors, diodes, etc. These components are often interconnected to form multiple circuit components, such as gates, cells, memory units, arithmetic units, controllers, decoders, etc.
- An IC includes multiple layers of wiring that interconnect its electronic and circuit components.
- Design engineers design ICs by transforming logical or circuit descriptions of the ICs' components into geometric descriptions, called design layouts.
- IC design layouts typically include (1) circuit modules (i.e., geometric representations of electronic or circuit IC components) with pins, and (2) interconnect lines (i.e., geometric representations of wiring) that connect the pins of the circuit modules.
- a net is typically defined as a collection of pins that need to be connected. In this fashion, design layouts often describe the behavioral, architectural, functional, and structural attributes of the IC.
- design engineers typically use electronic design automation (“EDA”) applications.
- EDA electronic design automation
- Fabrication foundries manufacture ICs based on the design layouts using a photolithographic process.
- Photolithography is an optical printing and fabrication process by which patterns on a photolithographic mask (i.e., photomask) are imaged and defined onto a photosensitive layer coating a substrate.
- photomasks are created using the IC design layout as a template.
- the photomasks contain the various geometries (i.e., features) of the IC design layout.
- the various geometries contained on the photomasks correspond to the various base physical IC elements that comprise functional circuit components such as transistors, interconnect wiring, via pads, as well as other elements that are not functional circuit elements but that are used to facilitate, enhance, or track various manufacturing processes.
- a pitch specifies a sum of the width of a feature and the space on one side of the feature separating that feature from a neighboring feature.
- factors such as optics and wavelengths of light or radiation restrict how small the pitch may be made before features can no longer be reliably printed to a wafer or mask. As such, the smallest size of any features that can be created on a wafer is severely limited by the pitch.
- FIG. 1 illustrates a typical pitch constraint of a photolithographic process.
- a pitch 110 acts to constrain the spacing between printable features 120 and 130 of a design layout. While other photolithographic process factors such as the threshold 140 can be used to narrow the width 150 of the features 120 and 130 , such adjustments do not result in increased feature density without adjustments to the pitch 110 . As a result, increasing feature densities beyond a certain threshold is infeasible via a pitch constrained single exposure process.
- RET reticle enhancement techniques
- OPC optical proximity correction
- OAI off-axis illumination
- PSM alternating phase shift masks
- a design layout 205 specifies three features 210 - 230 that are pitch constrained and therefore cannot be photolithographically printed with a conventional single exposure process. Analysis of the characteristics (e.g., the band limitation) of the available photolithographic process and of the design layout 205 results in the decomposition of the design layout 205 into a first exposure 240 for printing features 210 and 230 and a second exposure 250 for printing feature 220 . As such, the features 210 and 230 are assigned to a first photomask for printing during the first exposure 240 and feature 220 is assigned to a second photomask for printing during the second exposure 250 .
- FIG. 3 illustrates a decomposition of a pattern 310 defined in a layer of design layout for fabricating an IC into two sets of polygons 320 and 330 .
- Each such decomposed set of polygons 320 and 330 is printed during an exposure of a multiple exposure photolithographic printing process.
- polygon set 320 is printed during a first exposure in order to produce contours 340
- polygon set 330 is printed during a second exposure in order to produce contours 350 .
- the resulting union of the contours 340 and 350 generates pattern 360 that is sufficient to approximately reproduce the original pattern 310 .
- a valid decomposition solution is such that the union of the contours created/printed from each exposure closely approximates specifications within the original design layout and satisfies multi-exposure photolithographic printing constraints (e.g., the band limit and the target layout specified within the design layout) with no resulting “opens”, “shorts”, or other printing errors materializing on the physical wafer.
- multi-exposure photolithographic printing constraints e.g., the band limit and the target layout specified within the design layout
- decomposition tools are inefficient in the manner by which they perform decomposition analysis. Repeated polygonal patterns within a single design layout are each independently analyzed and a solution is provided for each instance as if each instance is the first such instance. Therefore, the more dense a design layout, the more time and processing resources needed to process and decompose the design layout. Also, traditional prior art decomposition tools often operate in a local area by local area basis such that solutions provided to remedy printability issues appearing within a particular local area may have a detrimental effect to other unprocessed or processed local areas of the layout.
- Some embodiments provide a method for decomposing a particular pattern on a layer of a design layout into multiple patterns that can be produced in multiple photolithographic operations. Based on a particular model, the method searches through the space of lithographically feasible images to identify a set of at least two images for decomposing the particular pattern.
- the particular model is an image-intensity model that bounds the search to only intensity images that are feasible solutions for decomposing the particular pattern.
- the model includes two or more Fourier decomposition equations for two or more intensity images.
- the method determines whether the union of the identified set of images is sufficiently close to the particular pattern. When the union is not sufficiently similar to the particular pattern, the method repeats the above process by searching again through the solution space of feasible photolithographic images to identify another set of feasible images that need to be compared with the particular pattern.
- the method uses the identified set of images to produce a set of mask layouts (e.g., two mask layouts). The mask-layout set can then be used to produce the particular pattern on a substrate or on one of the layers defined above or below a substrate.
- FIG. 1 illustrates a typical orthogonal pitch constraint imposed by a photolithographic process.
- FIG. 2 illustrates a fabrication processes implementing a multiple exposure photolithographic process.
- FIG. 3 illustrates a decomposition of a pattern into two sets of polygons.
- FIG. 4 presents a process for decomposing a particular pattern on a layer of a design layout into multiple patterns that can be produced in multiple photolithographic operations in accordance with some embodiments.
- FIG. 5 presents a more-detailed illustration of the process of FIG. 4 .
- FIG. 6 presents a process for deriving the cost function in accordance with some embodiments.
- FIG. 7 describes a process for imposing a grid on a region of interest to divide the region into a set of nodes.
- FIG. 8 illustrates the rounding of edges of a pattern within a region of interest in accordance with some embodiments.
- FIG. 9 illustrates the demarcation of edge lines for patterns appearing within a region of interest using sets of nodes in accordance with some embodiments.
- FIG. 10 illustrates defining sets of internal nodes and external nodes throughout a region of interest in accordance with some embodiments.
- FIG. 11 presents a constraint for costing an internal node that is fixed to a particular exposure in accordance with some embodiments.
- FIG. 12 illustrates a constraint used to cost an internal node that is not fixed to any particular exposures in accordance with some embodiments.
- FIG. 13 illustrates a constraint used to cost an external node in accordance with some embodiments.
- FIG. 14 illustrates a constraint and corresponding cost function term in accordance with some embodiments defining two separate thresholds.
- FIG. 15 illustrates a constraint imposed on some adjacently defined internal nodes and its corresponding cost function term in accordance with some embodiments.
- FIG. 16 illustrates a cost function in accordance with some embodiments.
- FIG. 17 presents a process for computing a particular cost vector of the cost function in accordance with some embodiments.
- FIG. 18 illustrates computing the cost vector for internal nodes that are fixed to a second exposure in accordance with the process of FIG. 17 .
- FIG. 19 illustrates a Fourier expansion for two separate intensities and in accordance with some embodiments.
- FIG. 20 illustrates an example of a region of interest in some embodiments.
- FIG. 21 presents a process for identifying optimal intensity images for each exposure of a multi-exposure photolithographic process in accordance with some embodiments.
- FIG. 22 illustrates a process performed by the polygon generator in accordance with some embodiments.
- FIG. 23 presents a conceptual diagram of the software architecture for implementing the double patterning optimization method of some embodiments of the invention.
- FIG. 24 illustrates a region of interest that has been selected for multi-exposure intensity optimization as encompassing an entire design layout or layer of the design layout.
- FIG. 25 illustrates a region of interest that has been selected for multi-exposure intensity optimization as encompassing only a spatial sub-region of a layer of a design layout.
- FIG. 26 is a block diagram of an illustrative computing system suitable for implementing an embodiment of the present invention.
- FIG. 4 illustrates one example of such a process for some embodiments of the invention.
- the process 400 initially defines (at 410 ) a model that expresses the range of feasible solutions for decomposing the particular pattern.
- the model expresses the range of feasible solutions mathematically.
- the particular model is an image-intensity model that bounds the search to only intensity images that are feasible solutions for decomposing the pattern.
- the model includes two or more Fourier decomposition equations for two or more intensity images.
- the process searches through the solution space of lithographically feasible images to identify a set of at least two images.
- the process identifies the union (at 430 ) of the identified set of images.
- the process next determines (at 440 ) whether the identified union would produce a pattern that would be sufficiently close to the particular pattern that is being decomposed.
- the process 400 returns to 420 to search again through the solution space of feasible photolithographic images to identify another set of feasible images. For this new solution, the process again performs operations 430 and 440 to determine whether the union of the images that are part of the new solution is sufficiently close to the particular target pattern. In some embodiments, the determination is based on whether the images, when used to construct photomasks for a multi-exposure photolithographic process, will yield lithographically printed features that satisfy printing constraints and sufficiently represent the original target pattern.
- the process determines (at 440 ) that the union of a set of identified images (e.g., the union of two identified intensity images) is sufficiently similar to the particular pattern, the process defines (at 450 ) a sub-pattern layout for each identified image.
- the process then generates (at 460 ) a set of photomask layouts (e.g., two photomask layouts) from the defined sub-pattern layouts.
- the photomask layouts can then be used to produce the particular pattern on a substrate or on one of the layers defined above or below a substrate.
- FIG. 5 illustrates a more-detailed example of the operation of some embodiments of the invention.
- several operations are performed to decompose a pattern 505 in a region 510 of a particular layer of an IC design layout for use in a multi-patterning photolithographic process.
- the pattern 505 is decomposed into two patterns.
- the invention can be used to decompose the pattern into three or more patterns.
- some embodiments initially impose a grid on the region to define a set of nodes 520 (shown as circles) in the region. These embodiments then define a cost function F for the region in terms of two intensity values, I 1 and I 2 , as described in further detail below. To define this cost function F, these embodiments define one or more cost expressions 525 (e.g., cost expressions C 1 , C 2 , etc. in FIG. 5 ) for each node. Each cost expression for a node is based on a cost constraint that is defined in terms of one or both of the intensity values, I 1 and I 2 , for that node. When a node has more than one cost expression, some embodiments produce a single weighted cost expression for the node by using one or more weighting factors to combine the individual cost expressions of the node.
- cost expressions 525 e.g., cost expressions C 1 , C 2 , etc. in FIG. 5
- some embodiments use an optimizer 535 that implements an optimization algorithm to search the solution space of intensity values to identify an optimal solution for the cost function. For instance, some embodiments search the solution space to find a solution that minimizes the cost function F T F, where F is defined as a function that has a small value when the union of the two intensity images closely matches the original pattern.
- some embodiments define a mathematical image-intensity model that bounds the search to only intensity values that are feasible solutions for decomposing the pattern.
- the model for the example illustrated in FIG. 5 includes two Fourier decomposition equations for two intensity images.
- the output result of the optimization algorithm 535 in some embodiments is a set of Fourier coefficients that can be used to define two intensity images 530 a and 530 b (also called intensity graphs below) for the region.
- Each intensity image is a grayscale image.
- a white value in an intensity image represents a location in the region that should receive light during the exposure corresponding to the particular intensity
- a black value in the intensity image represents a location in the region that should not receive light during that exposure.
- a gray value is a value between the white and black values; the location of a gray value may or may not receive light depending on its level of “grayness”.
- a pattern generator 550 After obtaining the grayscale intensity images, a pattern generator 550 generates two sets of polygons 540 a and 540 b from the intensity images 530 a and 530 b . Each polygon set defines a sub-pattern that needs to be produced during one of two lithographic exposures. In other words, the two sets of polygons are the two patterns that decompose the original pattern 505 .
- the pattern generator 550 of some embodiments imposes a grid on the intensity images 530 a and 530 b that are the output result, or can be obtained from the output result, of the optimization process 535 .
- Some embodiments use a coarser grid than the grid 520 that was previously specified to specify the cost function F, although other embodiments use the same grid or a finer grid on the intensity images.
- some embodiments use a threshold value to convert any node's gray value in an intensity image associated to a black or white value.
- These embodiments then generate two polygon layouts from the two resulting intensity images where the white values signify patterns or features that should be lithographically printed (e.g., by using the resulting white values in each intensity image to generate one or more polygons in the polygon layout).
- the pattern generator 550 generates the sub-patterns by (1) forming the intersection of the polygons in the original pattern 505 with a set of points of the first intensity image that exceed the threshold value (i.e., I 1 (x,y)>t), and (2) forming the intersection of the polygons in the original pattern 505 with a set of points of the second intensity image that exceed the threshold value (i.e., I 2 (x,y)>t). These intersections are approximated by unions of polygons. These polygons (1) make up a first pattern 540 a that is used to make a first photomask, and (2) make up the second pattern 540 b that is used to make a second photomask.
- polygons represent bright features in a dark background. This is the case when using a positive photoresist for Damascene metal layers and contact hole layers.
- the pattern 540 a would be derived from the intersection of the original pattern 505 with the set of points at which I 1 (x,y) ⁇ t
- pattern 540 b would be derived from the intersection of the original pattern 505 with the set of points at which I 2 (x,y) ⁇ t.
- Each polygon layout (i.e., each identified sub-pattern) can then be used to generate a mask layout for a separate lithograph exposure operation during the multi-patterning photolithography process that is used to fabricate the IC layout.
- Any known techniques can be used to generate a particular photomask from a particular exposure polygon layout. Examples of some techniques include optical proximity correction and sub-resolution assist features.
- the generated photomasks can then be used to generate the desired exposure sub-patterns to be produced on a desired semiconductor substrate layer (i.e., on the substrates itself or on one of the layers above or below the substrate). This exposure would then create the sub-patterns on the desired semiconductor layer. The union of the created sub-patterns would then serve as a close replication 545 of the pattern 505 , as shown in FIG. 5 .
- Section II describes deriving the cost function based on a set of constraints assigned to nodes defined over a region of interest.
- Section III describes solving the cost function to identify an optimal set of intensity images based on the set of constraints.
- Section IV provides a software architecture used by some embodiments.
- Section V provides a description of a system architecture with which some embodiments of the invention are implemented.
- FIG. 6 presents a process 600 for deriving the cost function in accordance with some embodiments.
- the process 600 is performed in conjunction with multi-patterning decomposition.
- the process begins by selecting (at 610 ) a layer within a design layout used for fabricating an IC.
- the process determines (at 620 ) whether a region of interest on the layer requires decomposition for printing in a multi-exposure photolithographic process. When no such region of interest exists on the selected layer, the process determines (at 625 ) whether additional layers remain. When no layers remain, the process ends. Otherwise, the process selects the next region (at 610 ) and reexamines the layer for any regions of interest.
- the process selects (at 630 ) the region of interest and defines (at 640 ) nodes over the selected region.
- the process examines (at 650 ) one or more constraints for each particular node in order to define the cost function.
- the process then optimizes (at 660 ) the cost function before returning to examine any additional regions of interest within the selected layer.
- Some embodiments avoid the geometric pattern by pattern analysis performed by various other double patterning optimization solutions by imposing a grid over a region of interest in order to divide the region into a discretized set of nodes.
- a sufficient sampling of the region e.g., a rate equal to or exceeding the Nyquist sampling rate
- the continuous space of the region of interest is mapped to a finite set of parameterizable elements.
- FIG. 7 describes a process 700 for dividing a region of interest into a set of nodes.
- the process begins by receiving (at 710 ) the region of interest and processing ( 720 ) the patterns (e.g., portions of circuit modules, interconnect lines, etc.) appearing within the region of interest.
- the patterns e.g., portions of circuit modules, interconnect lines, etc.
- some embodiments process the patterns to create shapes that can achieve more realistic printability based on physical constraints (e.g., inability to print perpendicular corner segments) in the photolithographic printing process.
- One such processing procedure is to identify corner edges for patterns appearing within the identified region and to round the identified edges.
- FIG. 8 illustrates the rounding of edges 810 - 840 of a pattern 850 within a region of interest 860 in accordance with some embodiments.
- the process then imposes a grid on the region by defining a set of nodes as described in steps 730 and 750 below.
- Different node types are used to demarcate different characteristics of the region represented by each node.
- Some embodiments utilize a coloring scheme to represent some such characteristics.
- different coloring schemes can be used throughout different stages of the double patterning optimization. For instance, the description below may refer to some nodes as bright and dark to demarcate intensities for internal nodes from external nodes and later describe the same nodes using blue and red coloring where each of the red and blue colors corresponds to an exposure of a multi-exposure photolithographic process.
- edge lines for the patterns appearing within the region of interest are demarcated using a pair of nodes for the purpose of defining a threshold for acceptable edge placement errors. Accordingly, the process defines (at 730 ) internal target edge nodes and external target edge nodes with the distance between the nodes specifying the acceptable edge placement error.
- an internal node represents a discretized space that falls within the bounds of a pattern or feature appearing within the region of interest and an external node represent a discretized space that falls outside the bounds of a pattern or feature.
- internal edge nodes represent the discredited space along the boundary or border of the pattern or feature.
- FIG. 9 illustrates the demarcation of edge lines for patterns appearing within a region of interest using sets of nodes in accordance with some embodiments. As shown, outer nodes 910 and inner nodes 920 demarcate each edge of the pattern 930 appearing within the region of interest 940 .
- the process 700 also identifies and defines (at 740 ) internal nodes and external nodes over the remainder of the region of interest.
- FIG. 10 illustrates defining sets of internal nodes (e.g., 1010 , 1015 , and 1025 ) and external nodes (e.g., 1020 ) throughout the region of interest 1040 in accordance with some embodiments.
- the sampling rate used to determine the number of internal nodes and external nodes has to equal or exceed the Nyquist sampling rate determined from the Nyquist sampling theorem.
- the Nyquist sampling theorem states that for a band limited signal (e.g., the optics of the photolithographic printing process), an equally spaced sampling frequency must exceed the maximum frequency of the band limited signal by at least a factor of two for the signal to be reconstructed without aliasing.
- the sampling rate is thus twice the sample frequency. It should be apparent to one of ordinary skill in the art that some embodiments modify the sampling rate based on other sampling theorems or based on the resources available to process the particular region of interest.
- Some of these defined internal nodes can further be demarcated from other internal nodes.
- “fixed” internal nodes are demarcated from “non-fixed” internal nodes. Accordingly, the process identifies and defines (at 750 ) fixed node types where possible.
- FIG. 10 also illustrates the designation of fixed internal nodes from non-fixed internal nodes.
- a fixed internal node e.g., node 1010 or 1015
- a node is a node appearing at a boundary of a pattern 1030 within the region 1040 where the pattern 1030 is part of a feature that extends beyond the particular region of interest (e.g., segments 1050 and 1060 ).
- a node is designated as a fixed node type, because portions of the feature that extend beyond the particular region have already been “fixed” to print with a particular exposure of a multi-exposure printing process.
- the node will be fixed to print with the same particular exposure in order to minimize “cuts” to a pattern and therefore reduce the number of intensity transitions that occur when printing the pattern. Accordingly, the fixed internal node 1010 will also be fixed to print in the same exposure as the portion 1050 extending beyond the particular region of interest 1040 . Additionally, designating fixed nodes provide an indication in how to optimize the remainder of unfixed internal nodes defined over the region (e.g., reduce the number of transitions between exposures for adjacent nodes).
- the internal nodes must be bright and the external nodes must be dark.
- This demarcation of internal nodes from external nodes indicates nodes that require intensity values that exceed a given threshold for photolithographic printing. For instance, this demarcation may be used to define printing of a contact layer or metal layer using some positive photoresist.
- the inverse is similarly applicable to some embodiments. For instance, some embodiments require external nodes to be bright and internal nodes to be dark when reversing the polarity used for the photolithographic printing.
- some embodiments define one or more design constraints to apply to each node based on the node type.
- the constraints are defined in terms of intensity values for each exposure of a multi-exposure photolithographic printing process as described in further detail below.
- the following description provides an exemplary list of constraints. This listing is not meant to be an exhaustive listing of constraints. As such, it should be apparent to one of ordinary skill in the art that various other constraints may be assigned to some or all such nodes.
- Internal nodes represent portions of a pattern within a particular region of interest. In some embodiments, these nodes require photolithographic printing in at least one exposure of a multi-exposure photolithographic printing process. Accordingly, a constraint is assigned to the internal nodes for each exposure to determine whether the node is printed in at least one exposure.
- FIG. 11 presents a constraint for costing an internal node that is fixed to a particular exposure in accordance with some embodiments.
- a graph pictorially represents the constraint. As shown, intensity values of the exposure are illustrated across the x-axis of the graph, cost values are illustrated across the y-axis of the graph, and a threshold is illustrated to specify the set of intensity values that incur no cost penalty. Specifically, when the intensity exceeds the threshold, there will be no cost or a zero cost. For any fixed internal node where the intensity does not exceed the threshold there will be a non-zero cost associated with the node.
- Such a cost signifies that the printing process is unable to correctly print the portion of the pattern represented by the node. This could result in any number of photolithographic errors such as pinching, necking, and various other printing errors that often lead to “opens” between otherwise connected circuits or “shorts” between otherwise unrelated circuits in the physical implementation.
- a cost function term can be used to express the quantification of the cost constraint illustrated in FIG. 11 .
- the cost function term associated with the graph illustrated in FIG. 11 is Max( ⁇ I 1 (x i )+t, 0) (1) where I 1 (x i ) represents the intensity value at node x i and t represents the threshold.
- FIG. 12 illustrates a constraint used to cost an internal node that is not fixed to any particular exposures in accordance with some embodiments.
- the photolithographic process is performed in two exposures. Accordingly, a constraint is specified for each exposure.
- the intensity defined for either exposure exceeds the threshold needed to print the node, then the constraint cost for that node is satisfied and a zero value is assigned.
- the x-axis of the graph represents intensity values defined for a first exposure and the y-axis of the graph represents intensity values defined for a second exposure. When either intensity value exceeds the threshold, a zero cost is assigned to the node.
- the cost function term associated with the constraint illustrated in the graph of FIG. 12 is Max( ⁇ Max(I 1 (x i ), I 2 (x i ))+t, 0) (2) where I 1 (x i ) represents a first intensity value at node x i when printing with a first exposure of multi-exposure photolithographic printing process, I 2 (x i ) represents a second intensity value at node x i when printing with a second exposure of multi-exposure photolithographic printing process, and t represents the threshold.
- External nodes represent portions within the particular region of interest that should not be printed. Accordingly, a constraint is assigned to the external nodes to ensure that the intensity associated with the node does not exceed an intensity threshold for printing the external nodes.
- FIG. 13 illustrates a constraint used to cost an external node in accordance with some embodiments. As shown, the photolithographic process is performed in two exposures (i.e., two intensities). Accordingly, a cost is computed for the external node based on each exposure. When the intensity defined for either exposure at the external node exceeds the threshold, then the constraint cost for that node is violated and a non-zero value is assigned to the node. In FIG.
- the x-axis of the graph represents intensity values defined for a first exposure and the y-axis of the graph represents intensity values defined for a second exposure.
- the cost function term associated with the constraint illustrated in the graph of FIG. 13 is Max(Max(I 1 (x i ), I 2 (x i )) ⁇ t, 0) (3) where I 1 (x i ) represents a first intensity value at node x i when printing with a first exposure of multi-exposure photolithographic printing process, I 2 (x i ) represents a second intensity value at node x i when printing with a second exposure of multi-exposure photolithographic printing process, and t represents the threshold.
- FIG. 14 illustrates a constraint and corresponding cost function term in accordance with some embodiments defining two separate thresholds.
- FIG. 13 illustrates a constraint used to cost an external node in accordance with some embodiments.
- t 1 is a larger threshold than t 2 . Accordingly, I 1 (x i ) must have a higher intensity value in order to satisfy t 1 than does I 2 (x i ) for satisfying t 2 .
- the cost function term associated with the constraint illustrated in the graph of FIG. 14 is Max(Max( ⁇ I 1 (x i )+t i, ⁇ I 2 (x i )+t 2 ), 0) (4)
- constraints may be associated to one or more node types. For instance, some embodiments specify a constraint to place intensity bounds at each node such that first and second intensity images must be bounded between values of 0 and 1.
- the following cost function terms specify such constraints: Max( ⁇ I 1 (x i ), 0) (5) Max( ⁇ I 2 (x i ), 0) (6) Max(I 1 (x i ) ⁇ 1, 0) (7) Max(I 2 (x i ) ⁇ 1, 0) (8)
- Some embodiments further assign a constraint to some adjacently defined internal nodes in order to define a cost when the intensity between the adjacent internal nodes switches.
- FIG. 15 illustrates one such constraint and its corresponding cost function term in accordance with some embodiments. As shown, the constraint penalizes transitions to different exposures for neighboring nodes.
- the cost function term associated with this constraint is ⁇ (I 1 (x i )) ⁇ (I 1 (x j )) (9) where ⁇ is a sigmoid function such that ⁇ (I) is close to a value of 0 for intensities I that are less than the threshold t, and ⁇ (I) is close to a value of 1 for intensities I greater than the threshold t.
- FIG. 16 illustrates a cost function 1610 in accordance with some embodiments.
- Each row within the cost function 1610 represents multiple entries in a cost function vector, with one entry for each node of the appropriate type.
- various other cost constraints may be included in addition to or in place of the enumerated constraints within the illustrated cost function.
- not all constraints shown within the cost function are applicable to all node types. In fact, certain constraints are exclusive to certain node types.
- FIG. 17 presents a process 1700 for computing a particular cost vector (e.g., 1620 ) of the cost function 1610 in accordance with some embodiments.
- the process 1700 selects (at 1710 ) a cost vector.
- the process identifies (at 1720 ) one or more node types that are associated with the selected cost vector.
- node types include internal nodes, fixed internal nodes, external nodes, boundary nodes, bright nodes, darks nodes, etc.
- each node can belong to one or more node types.
- the process then identifies (at 1730 ) the nodes (and therefore their corresponding constraints) associated with the identified node type(s).
- the process parameterizes (at 1740 ) the constraints associated with each node in the cost vector using selected intensity values and computes (at 1750 ) a cost that is determined from the parameterized constraints for all identified nodes of the cost vector.
- FIG. 18 illustrates computing the cost vector for internal nodes that are fixed to a second exposure in accordance with the process 1700 of some embodiments. Accordingly, all nodes 1810 corresponding to the node type for internal nodes fixed to the second exposure are identified. The parameterized constraints for each node are illustrated in the enumerated cost vector 1820 . The constraints are parameterized using intensity values corresponding to each node in the vector. Each value can then be summed to compute the cost for the cost vector.
- Some embodiments optimize the cost function to identify an optimal intensity image for each exposure of a multi-exposure photolithographic process such that the union of the patterns created/printed from each exposure intensity image most closely approximates the patterns within the region of interest.
- Some embodiments define the intensity values for each intensity image (i.e., a particular exposure of a multi-exposure photolithographic process) through a Fourier expansion. In so doing, the intensities are mapped to a spatial frequency domain allowing some embodiments to bind and minimize the number of feasible solutions in the solution space. As a result, some embodiments are able to ensure that each feasible solution represented by the Fourier expansion conforms with the band limitation of a multi-exposure photolithographic printing process.
- FIG. 19 illustrates a Fourier expansion for two separate intensities 1910 and 1920 in accordance with some embodiments.
- each intensity 1910 or 1920 is defined through a summation of different sets of cosine and sine functions.
- the coefficients a mn , b mn , c mn , and d mn represent the optimization variables for optimizing the cost function.
- the coefficients are associated with points in the frequency plane 1930 that are properly band limited. Therefore, when altering any one of the coefficients, different intensity values can be explored for each node within the cost equation while ensuring that the resulting solutions conform with the frequency constraint of the printing process.
- the k mn coefficient of the Fourier expansion represents the spatial frequency or oscillation as a function of position. As shown, k mn is defined as 2* ⁇ *(m/ ⁇ x, n/ ⁇ y ) (10)
- any periodic function (such as light intensity) can be represented by the sum of a series of amplitudes and phases of sine waves of one frequency and integer multiples of that frequency.
- ⁇ x corresponds to the period that the intensity image repeats itself in the x direction
- ⁇ y corresponds to the period that the intensity image repeats itself in the y direction.
- K x shows how fast Fourier components oscillate along the x axis.
- K y show how fast Fourier components oscillate along the y axis. The further the distance from the center of the frequency plane 1930 the faster the oscillations of the component.
- the period of repetition needs to be made larger than the region of interest, so that opposite edges of the region of interest do not interact.
- the period of repetition may be made equal to the size of the region of interest.
- the circular shape of the region, ⁇ is the largest area of the allowed frequencies.
- the actual area can be smaller than the circle, ⁇ .
- FIG. 20 illustrates an example of a region of interest 2005 in some embodiments.
- ⁇ x and ⁇ y correspond to the intensity image periodically repeating itself in the x and y directions respectively.
- the region of interest has to be small enough to create buffer areas along the x and y coordinates, as shown in FIG. 20 .
- the buffer length (or width) has to be larger than
- constant C is selected to be larger than or equal to 2 in order to make a large enough buffer area 2010 around the region of interest 2005 to prevent the repetition of the image caused by Fourier analysis to cause artificial constraints to be imposed on the intensity images near the boundary of the region of interest.
- an intensity image is obtained for the region of interest.
- the intensity image represents a feasible exposure that can be obtained based on the constraints of the photolithographic process.
- the intensity image maps the region of interest to a continuous set of increasing and decreasing intensity values which when applied to a threshold filter defines what is printable and the accuracy of the printability (e.g., does the printed feature have a sufficient width).
- an intensity image provides a mathematical simulation of a feasible exposure that is achievable based on quantifiable constraints of the photolithographic process.
- some embodiments determine the similarity between an achievable solution and a desired target specified within the design layout. Therefore, some embodiments must search through the set of feasible solution in order to determine the best such solutions.
- FIG. 21 presents a process 2100 for identifying optimal intensity images for each exposure of a multi-exposure photolithographic process in accordance with some embodiments.
- the process 2100 is performed in conjunction with multi-patterning decomposition.
- the process begins by selecting (at 2110 ) a solution for the Fourier expansion from a feasible solution space as described above.
- the solution comprises selecting values for each of the optimization variables (e.g., a mn , b mn , c mn , d mn ) of the Fourier expansion.
- the optimization variables are initialized based on what is known about fixed internal nodes. Specifically, it is known that each such node must be printed during a particular exposure. As such, a starting point is provided from which the cost function may be minimized.
- the process then uses the solutions to compute (at 2120 ) intensity values for each intensity image.
- the process uses the computed intensity values to specify (at 2130 ) the cost function by parameterizing the cost function with intensity values. In so doing, the process realizes a cost for the intensity images.
- the process then stores (at 2140 ) the solution when it is necessary. In some embodiments, only solutions that are more optimal than all previous iterations will be stored. In some other embodiments, other solutions are retained from which a determination is subsequently made as to which solution is the best solution.
- the process determines (at 2150 ) whether to continue iterating. In some embodiments, the process halts iterations upon an exhaustion of resources. This may include exceeding a time limit for identifying an optimal solution. Additionally, this may include identifying a solution with a sufficient cost result that satisfies all design constraints of the printing process. Accordingly, when the process determines that no additional iterations are needed, the process returns (at 2160 ) the best solution and the process ends.
- the returned solution in some embodiments might not necessarily be the best possible solution, but only an optimal one given the number of iterations and/or resources expended.
- selecting a new solution includes modifying one or more of the optimization variables (e.g., a mn , b mn , c mn , d mn ) in a manner that will minimize the cost function.
- the optimization variables e.g., a mn , b mn , c mn , d mn
- the optimization iterations are performed in conjunction with or solely using an optimization algorithm such as the Levenberg-Marquardt algorithm.
- an optimization algorithm such as the Levenberg-Marquardt algorithm.
- the intensity graphs are used to specify a decomposition for the region of interest by defining a coloring for the patterns appearing within the region of interest such a first coloring over sections of the patterns identifies polygons to be printed using a first exposure of a multi-exposure photolithographic printing process and a second coloring over sections of the patterns identifies polygons to be printed using a second exposure of a multi-exposure photolithographic printing process.
- the decomposition of the polygons is performed by a polygon generator.
- FIG. 22 illustrates a process 2200 performed by the polygon generator in accordance with some embodiments.
- the process begins when the polygon generator receives (at 2210 ) one intensity graph for each exposure of a multi-exposure photolithographic process. The process then imposes (at 2220 ) a grid on the intensities graph. This grid can be the same, coarser, or finer grid than that used to define the region with the nodes.
- the process identifies (at 2230 ) the sub-patterns or polygons used to define a photomask to be used in the photolithographic printing of the region.
- Each point of the sub-pattern or polygon is determined by comparing the intensity of a node on the grid against a threshold intensity value. Nodes with intensities that exceed the threshold become part of the sub-pattern or polygon and nodes with intensities lower than the threshold are outside the sub-pattern or polygon.
- the process then defines (at 2240 ) the photomask to be used in an exposure of a multi-exposure printing process based on the intensity and threshold determinations that yielded the sub-patterns.
- the sub-patterns from each particular intensity graph define each photomask.
- some embodiments utilize an EBeam process to etch the photomask with the polygons at the specified grid locations.
- the sub-patterns define the shapes to be etched into the photomask whereas in other embodiments the sub-patterns are mapped to the photomask using various optical proximity correction techniques and/or sub-resolution assist features (e.g., scatter bars, OAI, etc.).
- FIG. 23 presents a conceptual diagram of the software architecture 2300 for implementing some embodiments of the invention.
- the architecture 2300 processes a design layout 2310 using: (1) a region selector 2320 , (2) a node designator 2330 , (3) a constraints database 2335 , (4) a costing engine 2340 , (5) an optimization engine 2350 , and (6) a polygon generator 2360 .
- the region selector 2320 indentifies the particular regions of interest within the design layout 2305 .
- the region selector 2320 operates in conjunction with a global optimization module.
- the global optimization module may be used to initially decompose various regions of the design layout. For those complex regions of the design layout 2310 that the global optimization module cannot optimize, the global optimization module marks such regions and defers processing of the marked regions such that the marked region are processed in accordance with some embodiments of the invention. Accordingly, the global optimization module is not necessary to the operation of some embodiments.
- the double patterning optimization technique of some embodiments is scalable to perform over particular regions of interest in a layer of a layout design, entire layers of the layout design, or over the entire layout design.
- FIG. 24 illustrates a region of interest 2410 that has been selected for multi-exposure intensity optimization as encompassing an entire design layout or layer of the design layout.
- FIG. 25 illustrates a region of interest 2510 that has been selected for multi-exposure intensity optimization as encompassing only a spatial sub-region of a layer of a design layout 2520 .
- the node designator 2330 defines the nodes over the region of interest.
- the costing engine 2340 assigns various constraints from the constraints database 2335 to the nodes based on the node types.
- the costing engine 2340 also defines the cost function for the region of interest.
- the optimization engine 2350 then performs the optimization of the cost function in order to identify a set of intensities that best print the design layout in a multi-exposure photolithographic printing process.
- the resulting set of optimized intensities are then processed by the polygon generator 2360 to define the photomasks used in decomposing the region of interest for the multi-exposure photolithographic printing process.
- Machine readable medium also referred to as computer readable medium.
- computational element(s) such as processors or other computational elements like ASICs and FPGAs
- Computer is meant in its broadest sense, and can include any electronic device with a processor. Examples of computer readable media include, but are not limited to, CD-ROMs, flash drives, RAM chips, hard drives, EPROMs, etc.
- the term “software” is meant in its broadest sense. It can include firmware residing in read-only memory or applications stored in magnetic storage which can be read into memory for processing by a processor. Also, in some embodiments, multiple software inventions can be implemented as sub-parts of a larger program while remaining distinct software inventions. In some embodiments, multiple software inventions can also be implemented as separate programs. Finally, any combination of separate programs that together implement a software invention described here is within the scope of the invention.
- FIG. 26 is a block diagram of an illustrative computing system 2600 suitable for implementing an embodiment of the present invention.
- Computer system 2600 includes a bus 2606 or other communication mechanism for communicating information, which interconnects subsystems and devices, such as processor 2607 , system memory 2608 (e.g., RAM), static storage device 2609 (e.g., ROM), disk drive 2610 (e.g., magnetic or optical), communication interface 2614 (e.g., wireless 802.11b/g or Ethernet card), input device 2612 (e.g., keyboard or cursor control), and output device 2620 (e.g., display monitor).
- processor 2607 e.g., system memory 2608 (e.g., RAM), static storage device 2609 (e.g., ROM), disk drive 2610 (e.g., magnetic or optical), communication interface 2614 (e.g., wireless 802.11b/g or Ethernet card), input device 2612 (e.g., keyboard or cursor control), and output device 2620 (e.
- computer system 2600 performs specific operations by processor 2607 executing one or more sequences of one or more instructions contained in system memory 2608 . Such instructions may be read into system memory 2608 from another computer readable/usable medium, such as static storage device 2609 or disk drive 2610 .
- static storage device 2609 or disk drive 2610 may be used in place of or in combination with software instructions to implement the invention.
- hard-wired circuitry may be used in place of or in combination with software instructions to implement the invention.
- embodiments of the invention are not limited to any specific combination of hardware circuitry and/or software.
- the term “logic” shall mean any combination of software or hardware that is used to implement all or part of the invention.
- Non-volatile media includes, for example, optical or magnetic disks, such as disk drive 2610 .
- Volatile media includes dynamic memory, such as system memory 2608 .
- Common forms of computer readable media includes, for example, floppy disk, flexible disk, hard disk, magnetic tape, any other magnetic medium, DVD-ROM, DVD-RAM, CD-ROM, any other optical medium, RAM, PROM, EPROM, FLASH-EPROM, any other memory chip or cartridge, or similar tangible medium from which a computer can read.
- execution of the sequences of instructions to practice the invention is performed by a single computer system 2600 .
- two or more computer systems 2600 coupled by the communication interface 2614 may perform the sequence of instructions required to practice the invention in coordination with one another.
- Computer system 2600 may transmit and receive messages, data, and instructions, including program, i.e., application code, through the communication interface 2614 .
- Received program code may be executed by processor 2607 as it is received, and/or stored in disk drive 2610 , or other non-volatile storage for later execution.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Abstract
Description
Max(−I1(xi)+t, 0) (1)
where I1(xi) represents the intensity value at node xi and t represents the threshold.
Max(−Max(I1(xi), I2(xi))+t, 0) (2)
where I1(xi) represents a first intensity value at node xi when printing with a first exposure of multi-exposure photolithographic printing process, I2(xi) represents a second intensity value at node xi when printing with a second exposure of multi-exposure photolithographic printing process, and t represents the threshold.
Max(Max(I1(xi), I2(xi))−t, 0) (3)
where I1(xi) represents a first intensity value at node xi when printing with a first exposure of multi-exposure photolithographic printing process, I2(xi) represents a second intensity value at node xi when printing with a second exposure of multi-exposure photolithographic printing process, and t represents the threshold.
Max(Max(−I1(xi)+ti, −I 2(xi)+t2), 0) (4)
Max(−I1(xi), 0) (5)
Max(−I2(xi), 0) (6)
Max(I1(xi)−1, 0) (7)
Max(I2(xi)−1, 0) (8)
σ(I1(xi))−σ(I1(xj)) (9)
where σ is a sigmoid function such that σ(I) is close to a value of 0 for intensities I that are less than the threshold t, and σ(I) is close to a value of 1 for intensities I greater than the threshold t.
2*π*(m/Λx, n/Λ y) (10)
where C is a constant, λ is the exposure wavelength and NA is the numerical aperture and is the refractive index of the optical medium times the sine of the largest angle of incidence on the wafer. In the case where the region of interest is a pattern that cyclically repeats through the layout or through a portion of the layout, Λx and Λy become the dimensions of that cyclically repeating pattern.
Claims (25)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/189,692 US8069423B2 (en) | 2008-08-11 | 2008-08-11 | System and method for model based multi-patterning optimization |
US13/271,194 US8423928B2 (en) | 2008-08-11 | 2011-10-11 | System and method for model based multi-patterning optimization |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/189,692 US8069423B2 (en) | 2008-08-11 | 2008-08-11 | System and method for model based multi-patterning optimization |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/271,194 Continuation US8423928B2 (en) | 2008-08-11 | 2011-10-11 | System and method for model based multi-patterning optimization |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100037200A1 US20100037200A1 (en) | 2010-02-11 |
US8069423B2 true US8069423B2 (en) | 2011-11-29 |
Family
ID=41654097
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/189,692 Active 2029-12-16 US8069423B2 (en) | 2008-08-11 | 2008-08-11 | System and method for model based multi-patterning optimization |
US13/271,194 Active US8423928B2 (en) | 2008-08-11 | 2011-10-11 | System and method for model based multi-patterning optimization |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/271,194 Active US8423928B2 (en) | 2008-08-11 | 2011-10-11 | System and method for model based multi-patterning optimization |
Country Status (1)
Country | Link |
---|---|
US (2) | US8069423B2 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8423928B2 (en) | 2008-08-11 | 2013-04-16 | Cadence Design Systems, Inc. | System and method for model based multi-patterning optimization |
US8473874B1 (en) | 2011-08-22 | 2013-06-25 | Cadence Design Systems, Inc. | Method and apparatus for automatically fixing double patterning loop violations |
US8484607B1 (en) | 2012-03-06 | 2013-07-09 | International Business Machines Corporation | Decomposing layout for triple patterning lithography |
US8516402B1 (en) | 2011-08-22 | 2013-08-20 | Cadence Design Systems, Inc. | Method and apparatus for automatically fixing double patterning loop violations |
US20130236836A1 (en) * | 2012-03-08 | 2013-09-12 | Globalfoundries Inc. | Multiple patterning process for forming trenches or holes using stitched assist features |
US8769452B2 (en) | 2012-10-31 | 2014-07-01 | International Business Machines Corporation | Parasitic extraction in an integrated circuit with multi-patterning requirements |
US20140192065A1 (en) * | 2010-05-19 | 2014-07-10 | Pinebrook Imaging, Inc. | Parallel Image Processing System |
US8806402B2 (en) | 2012-10-31 | 2014-08-12 | International Business Machines Corporation | Modeling multi-patterning variability with statistical timing |
WO2014130783A1 (en) * | 2013-02-22 | 2014-08-28 | Synopsys, Inc. | Hybrid evolutionary algorithm for triple-patterning |
US8850378B2 (en) | 2012-10-31 | 2014-09-30 | International Business Machines Corporation | Hierarchical design of integrated circuits with multi-patterning requirements |
US9158876B2 (en) | 2013-11-26 | 2015-10-13 | International Business Machines Corporation | Optimizing lithography masks for VLSI chip design |
US9384319B2 (en) | 2013-08-15 | 2016-07-05 | Synopsys, Inc. | Detecting and displaying multi-patterning fix guidance |
US20160267210A1 (en) * | 2015-03-13 | 2016-09-15 | Daekwon Kang | Methods, systems, and computer program products providing layout data for integrated circuits |
US9747407B2 (en) | 2014-02-20 | 2017-08-29 | Synopsys, Inc. | Categorized stitching guidance for triple-patterning technology |
US9874810B2 (en) | 2015-04-24 | 2018-01-23 | Samsung Electronics Co., Ltd. | Layout decomposition methods and systems |
US10311195B2 (en) | 2016-01-15 | 2019-06-04 | Synopsys, Inc. | Incremental multi-patterning validation |
US10372037B2 (en) | 2015-10-30 | 2019-08-06 | Synopsys, Inc. | Constructing fill shapes for double-patterning technology |
US10395001B2 (en) | 2015-11-25 | 2019-08-27 | Synopsys, Inc. | Multiple patterning layout decomposition considering complex coloring rules |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7448012B1 (en) | 2004-04-21 | 2008-11-04 | Qi-De Qian | Methods and system for improving integrated circuit layout |
US7861196B2 (en) * | 2008-01-31 | 2010-12-28 | Cadence Design Systems, Inc. | System and method for multi-exposure pattern decomposition |
US8209656B1 (en) | 2008-10-14 | 2012-06-26 | Cadence Design Systems, Inc. | Pattern decomposition method |
US8347240B2 (en) | 2010-10-29 | 2013-01-01 | International Business Machines Corporation | Split-layer design for double patterning lithography |
US8375348B1 (en) | 2010-12-29 | 2013-02-12 | Cadence Design Systems, Inc. | Method, system, and program product to implement colored tiles for detail routing for double pattern lithography |
US8560998B1 (en) | 2010-12-29 | 2013-10-15 | Cadence Design Systems, Inc. | Method, system, and program product to implement C-routing for double pattern lithography |
US8671368B1 (en) * | 2010-12-29 | 2014-03-11 | Cadence Design Systems, Inc. | Method, system, and program product to implement detail routing for double pattern lithography |
US8799844B2 (en) | 2011-01-28 | 2014-08-05 | International Business Machines Corporation | Layout decomposition method and apparatus for multiple patterning lithography |
US8627244B2 (en) * | 2011-06-29 | 2014-01-07 | International Business Machines Corporation | Frequency domain layout decomposition in double patterning lithography |
US8726200B2 (en) | 2011-11-23 | 2014-05-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Recognition of template patterns with mask information |
US20130232456A1 (en) * | 2012-03-02 | 2013-09-05 | Globalfoundries Inc. | Optical proximity correction methods for masks to be used in multiple patterning processes |
US9251299B1 (en) | 2013-06-28 | 2016-02-02 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for associating track patterns with rules for electronic designs |
US8984465B1 (en) | 2013-06-28 | 2015-03-17 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for automatically assigning track patterns to regions for physical implementation of an electronic design |
US9117052B1 (en) | 2012-04-12 | 2015-08-25 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for interactively implementing physical electronic designs with track patterns |
US9003349B1 (en) | 2013-06-28 | 2015-04-07 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for implementing a physical electronic design with area-bounded tracks |
US8751976B2 (en) * | 2012-06-27 | 2014-06-10 | Cheng-Lung Tsai | Pattern recognition for integrated circuit design |
US9183343B1 (en) | 2012-08-31 | 2015-11-10 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for implementing high current carrying interconnects in electronic designs |
US9104830B1 (en) | 2013-06-28 | 2015-08-11 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for assigning track patterns to regions of an electronic design |
US9213793B1 (en) | 2012-08-31 | 2015-12-15 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for implementing electronic designs using flexible routing tracks |
US8689151B1 (en) * | 2012-09-12 | 2014-04-01 | International Business Machines Corporation | Pitch-aware multi-patterning lithography |
US9817941B2 (en) | 2012-12-04 | 2017-11-14 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for implementing high current carrying interconnects in electronic designs |
US8949747B1 (en) | 2012-12-21 | 2015-02-03 | Cadence Design Systems, Inc. | Double patterning coloring with color balancing |
US9740814B1 (en) * | 2013-03-11 | 2017-08-22 | Cadence Design Systems, Inc. | Method and system for triple patterning technology (TPT) violation detection and visualization |
US8914755B1 (en) * | 2013-05-28 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company Limited | Layout re-decomposition for multiple patterning layouts |
US9165103B1 (en) | 2013-06-28 | 2015-10-20 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for tessellating and labeling routing space for routing electronic designs |
EP3023808A4 (en) * | 2013-07-18 | 2017-09-06 | Mitsubishi Electric Corporation | Target type identification device |
JP2015121809A (en) * | 2015-02-06 | 2015-07-02 | 富士通セミコンダクター株式会社 | Mask pattern correction method, mask pattern correction apparatus, and circuit design apparatus |
US9631979B2 (en) * | 2015-09-25 | 2017-04-25 | Benchmark Technologies | Phase-shift reticle for characterizing a beam |
US11099753B2 (en) * | 2018-07-27 | 2021-08-24 | EMC IP Holding Company LLC | Method and apparatus for dynamic flow control in distributed storage systems |
US11580289B2 (en) * | 2018-11-30 | 2023-02-14 | Asml Netherlands B.V. | Method for determining patterning device pattern based on manufacturability |
WO2021150231A1 (en) * | 2020-01-23 | 2021-07-29 | Hewlett-Packard Development Company, L.P. | Region of interest extraction from reference image using object map |
WO2021150226A1 (en) | 2020-01-23 | 2021-07-29 | Hewlett-Packard Development Company, L.P. | Determining minimum scanning resolution |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5552996A (en) | 1995-02-16 | 1996-09-03 | International Business Machines Corporation | Method and system using the design pattern of IC chips in the processing thereof |
US5739898A (en) * | 1993-02-03 | 1998-04-14 | Nikon Corporation | Exposure method and apparatus |
US5784289A (en) | 1994-09-07 | 1998-07-21 | Lsi Logic Corporation | Method for estimating routability and congestion in a cell placement fo integrated circuit chip |
US6189130B1 (en) | 1998-04-30 | 2001-02-13 | International Business Machines Corporation | System and method for determining density maps in hierarchical designs |
US6518180B1 (en) * | 1998-10-23 | 2003-02-11 | Hitachi, Ltd. | Method for fabricating semiconductor device and method for forming mask suitable therefor |
US6553562B2 (en) * | 2001-05-04 | 2003-04-22 | Asml Masktools B.V. | Method and apparatus for generating masks utilized in conjunction with dipole illumination techniques |
US6574782B1 (en) | 2000-11-15 | 2003-06-03 | International Business Machines Corporation | Decoupled capacitance calculator for orthogonal wiring patterns |
US6578190B2 (en) | 2001-01-11 | 2003-06-10 | International Business Machines Corporation | Process window based optical proximity correction of lithographic images |
US6625802B2 (en) | 2002-02-01 | 2003-09-23 | Intel Corporation | Method for modifying a chip layout to minimize within-die CD variations caused by flare variations in EUV lithography |
US20030229881A1 (en) | 2002-06-07 | 2003-12-11 | David White | Adjustment of masks for integrated circuit fabrication |
US6670080B2 (en) * | 1998-07-21 | 2003-12-30 | Canon Kabushiki Kaisha | Mask pattern creating method and mask pattern creating apparatus |
US20040058255A1 (en) | 2002-09-24 | 2004-03-25 | Scott Jessen | Substrate topography compensation at mask design: 3D OPC topography anchored |
US6721938B2 (en) | 2001-06-08 | 2004-04-13 | Numerical Technologies, Inc. | Optical proximity correction for phase shifting photolithographic masks |
US20040216065A1 (en) | 2000-07-10 | 2004-10-28 | Cobb Nicolas Bailey | Convergence technique for model-based optical and process correction |
US20050044514A1 (en) | 2003-08-18 | 2005-02-24 | Aprio Technologies, Inc. | Method and platform for integrated physical verifications and manufacturing enhancements |
US20050076316A1 (en) | 2003-10-07 | 2005-04-07 | Fortis Systems Inc. | Design-manufacturing interface via a unified model |
WO2005109257A2 (en) | 2004-05-01 | 2005-11-17 | Cadence Design Systems, Inc. | Method and apparatus for designing integrated circuit layouts |
US7082588B2 (en) | 2004-05-01 | 2006-07-25 | Cadence Design Systems, Inc. | Method and apparatus for designing integrated circuit layouts |
US20070031740A1 (en) * | 2005-06-22 | 2007-02-08 | Chen Jang F | Method, program product and apparatus for performing mask feature pitch decomposition for use in a multiple exposure process |
US7254798B2 (en) | 2004-05-01 | 2007-08-07 | Cadence Design Systems, Inc | Method and apparatus for designing integrated circuit layouts |
US20080069432A1 (en) | 2006-09-13 | 2008-03-20 | Hsu Duan-Fu S | Method and apparatus for performing model-based OPC for pattern decomposed features |
US20080144969A1 (en) | 2006-09-13 | 2008-06-19 | Jung Chul Park | Method for performing pattern decomposition based on feature pitch |
US20090148783A1 (en) | 2005-12-29 | 2009-06-11 | Robert John Socha | Method, program product and apparatus for model based geometry decomposition for use in a multiple exposure process |
US20090199137A1 (en) | 2008-01-31 | 2009-08-06 | Judy Huckabay | System and method for multi-exposure pattern decomposition |
US20100017779A1 (en) | 2008-07-17 | 2010-01-21 | Hynix Semiconductor Inc. | Method for Decomposing Designed Pattern Layout and Method for Fabricating Exposure Mask Using the Same |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE0104238D0 (en) * | 2001-12-14 | 2001-12-14 | Micronic Laser Systems Ab | Method and apparatus for patterning a workpiece |
US7003758B2 (en) * | 2003-10-07 | 2006-02-21 | Brion Technologies, Inc. | System and method for lithography simulation |
US7266803B2 (en) * | 2005-07-29 | 2007-09-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Layout generation and optimization to improve photolithographic performance |
US7930653B2 (en) * | 2007-04-17 | 2011-04-19 | Micronic Laser Systems Ab | Triangulating design data and encoding design intent for microlithographic printing |
US7831954B2 (en) * | 2007-09-25 | 2010-11-09 | Synopsys, Inc. | Flash-based updating techniques for high-accuracy high efficiency mask synthesis |
US20100023914A1 (en) | 2008-02-20 | 2010-01-28 | Sahouria Emile Y | Use Of Graphs To Decompose Layout Design Data |
US8082524B2 (en) | 2008-04-15 | 2011-12-20 | Luminescent Technologies, Inc. | Mask patterns for use in multiple-exposure lithography |
US8069423B2 (en) | 2008-08-11 | 2011-11-29 | Cadence Design Systems, Inc. | System and method for model based multi-patterning optimization |
US8209656B1 (en) | 2008-10-14 | 2012-06-26 | Cadence Design Systems, Inc. | Pattern decomposition method |
US8211807B2 (en) | 2010-10-19 | 2012-07-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Double patterning technology using single-patterning-spacer-technique |
-
2008
- 2008-08-11 US US12/189,692 patent/US8069423B2/en active Active
-
2011
- 2011-10-11 US US13/271,194 patent/US8423928B2/en active Active
Patent Citations (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5739898A (en) * | 1993-02-03 | 1998-04-14 | Nikon Corporation | Exposure method and apparatus |
US5784289A (en) | 1994-09-07 | 1998-07-21 | Lsi Logic Corporation | Method for estimating routability and congestion in a cell placement fo integrated circuit chip |
US5552996A (en) | 1995-02-16 | 1996-09-03 | International Business Machines Corporation | Method and system using the design pattern of IC chips in the processing thereof |
US6189130B1 (en) | 1998-04-30 | 2001-02-13 | International Business Machines Corporation | System and method for determining density maps in hierarchical designs |
US6670080B2 (en) * | 1998-07-21 | 2003-12-30 | Canon Kabushiki Kaisha | Mask pattern creating method and mask pattern creating apparatus |
US6518180B1 (en) * | 1998-10-23 | 2003-02-11 | Hitachi, Ltd. | Method for fabricating semiconductor device and method for forming mask suitable therefor |
US20040216065A1 (en) | 2000-07-10 | 2004-10-28 | Cobb Nicolas Bailey | Convergence technique for model-based optical and process correction |
US6574782B1 (en) | 2000-11-15 | 2003-06-03 | International Business Machines Corporation | Decoupled capacitance calculator for orthogonal wiring patterns |
US6578190B2 (en) | 2001-01-11 | 2003-06-10 | International Business Machines Corporation | Process window based optical proximity correction of lithographic images |
US6553562B2 (en) * | 2001-05-04 | 2003-04-22 | Asml Masktools B.V. | Method and apparatus for generating masks utilized in conjunction with dipole illumination techniques |
US6721938B2 (en) | 2001-06-08 | 2004-04-13 | Numerical Technologies, Inc. | Optical proximity correction for phase shifting photolithographic masks |
US6625802B2 (en) | 2002-02-01 | 2003-09-23 | Intel Corporation | Method for modifying a chip layout to minimize within-die CD variations caused by flare variations in EUV lithography |
US20030229881A1 (en) | 2002-06-07 | 2003-12-11 | David White | Adjustment of masks for integrated circuit fabrication |
US20040058255A1 (en) | 2002-09-24 | 2004-03-25 | Scott Jessen | Substrate topography compensation at mask design: 3D OPC topography anchored |
US6893800B2 (en) | 2002-09-24 | 2005-05-17 | Agere Systems, Inc. | Substrate topography compensation at mask design: 3D OPC topography anchored |
US20050044514A1 (en) | 2003-08-18 | 2005-02-24 | Aprio Technologies, Inc. | Method and platform for integrated physical verifications and manufacturing enhancements |
US20050076316A1 (en) | 2003-10-07 | 2005-04-07 | Fortis Systems Inc. | Design-manufacturing interface via a unified model |
WO2005109257A2 (en) | 2004-05-01 | 2005-11-17 | Cadence Design Systems, Inc. | Method and apparatus for designing integrated circuit layouts |
WO2005109256A2 (en) | 2004-05-01 | 2005-11-17 | Cadence Design Systems, Inc. | Methos and apparatus for designing integrated circuit layouts |
US7082588B2 (en) | 2004-05-01 | 2006-07-25 | Cadence Design Systems, Inc. | Method and apparatus for designing integrated circuit layouts |
US7254798B2 (en) | 2004-05-01 | 2007-08-07 | Cadence Design Systems, Inc | Method and apparatus for designing integrated circuit layouts |
US20070031740A1 (en) * | 2005-06-22 | 2007-02-08 | Chen Jang F | Method, program product and apparatus for performing mask feature pitch decomposition for use in a multiple exposure process |
US20090148783A1 (en) | 2005-12-29 | 2009-06-11 | Robert John Socha | Method, program product and apparatus for model based geometry decomposition for use in a multiple exposure process |
US20080069432A1 (en) | 2006-09-13 | 2008-03-20 | Hsu Duan-Fu S | Method and apparatus for performing model-based OPC for pattern decomposed features |
US20080144969A1 (en) | 2006-09-13 | 2008-06-19 | Jung Chul Park | Method for performing pattern decomposition based on feature pitch |
US20090199137A1 (en) | 2008-01-31 | 2009-08-06 | Judy Huckabay | System and method for multi-exposure pattern decomposition |
US7861196B2 (en) | 2008-01-31 | 2010-12-28 | Cadence Design Systems, Inc. | System and method for multi-exposure pattern decomposition |
US20100017779A1 (en) | 2008-07-17 | 2010-01-21 | Hynix Semiconductor Inc. | Method for Decomposing Designed Pattern Layout and Method for Fabricating Exposure Mask Using the Same |
Non-Patent Citations (11)
Title |
---|
International Preliminary Report on Patentability for PCT/US2005/014983, completion date Mar. 7, 2006, Cadence Design Systems, Inc. |
International Preliminary Report on Patentability for PCT/US2005/015024, issuance date Nov. 1, 2006, Cadence Design Systems, Inc. |
International Search Report and Written Opinion for PCT/US2005/014983, mailing date Mar. 15, 2006, Cadence Design Systems, Inc. |
International Search Report and Written Opinion for PCT/US2005/015024, mailing date Oct. 12, 2005, Cadence Design Systems, Inc. |
Portions of prosecution history of U.S. Appl. No. 10/836,581, Mailing Date Mar. 1, 2006, Scheffer, Louis K. |
Portions of prosecution history of U.S. Appl. No. 10/836,582, Mailing Date Mar. 28, 2007, Scheffer, Louis K. |
Portions of prosecution history of U.S. Appl. No. 12/023,512, Mailing Date Jan. 6, 2010, Huckabay, Judy, et al. |
Response to Non-Final Office Action of U.S. Appl. No. 12/023,512, Mailing Date May 6, 2010, Huckabay, Judy, et al. |
U.S. Appl. No. 12/251,455, filed Oct. 14, 2008, Wang, Xiaojun, et al. |
U.S. Appl. No. 12/955,895, filed Nov. 29, 2010, Huckabay, Judy, et al. |
Updated portions of prosecution history of U.S. Appl. No. 12/023,512, Mailing Date Nov. 22, 2010, Huckabay, Judy, et al. |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8423928B2 (en) | 2008-08-11 | 2013-04-16 | Cadence Design Systems, Inc. | System and method for model based multi-patterning optimization |
US10037589B2 (en) * | 2010-05-19 | 2018-07-31 | Applied Materials, Inc. | Parallel image processing system |
US20140192065A1 (en) * | 2010-05-19 | 2014-07-10 | Pinebrook Imaging, Inc. | Parallel Image Processing System |
US8473874B1 (en) | 2011-08-22 | 2013-06-25 | Cadence Design Systems, Inc. | Method and apparatus for automatically fixing double patterning loop violations |
US8516402B1 (en) | 2011-08-22 | 2013-08-20 | Cadence Design Systems, Inc. | Method and apparatus for automatically fixing double patterning loop violations |
US8484607B1 (en) | 2012-03-06 | 2013-07-09 | International Business Machines Corporation | Decomposing layout for triple patterning lithography |
US8993224B2 (en) | 2012-03-08 | 2015-03-31 | Globalfoundries Inc. | Multiple patterning process for forming trenches or holes using stitched assist features |
US20130236836A1 (en) * | 2012-03-08 | 2013-09-12 | Globalfoundries Inc. | Multiple patterning process for forming trenches or holes using stitched assist features |
US8782571B2 (en) * | 2012-03-08 | 2014-07-15 | Globalfoundries Inc. | Multiple patterning process for forming trenches or holes using stitched assist features |
US9171124B2 (en) | 2012-10-31 | 2015-10-27 | Globalfoundries U.S. 2 Llc | Parasitic extraction in an integrated circuit with multi-patterning requirements |
US9378328B2 (en) | 2012-10-31 | 2016-06-28 | Globalfoundries Inc. | Modeling multi-patterning variability with statistical timing |
US8949765B2 (en) | 2012-10-31 | 2015-02-03 | International Business Machines Corporation | Modeling multi-patterning variability with statistical timing |
US8850378B2 (en) | 2012-10-31 | 2014-09-30 | International Business Machines Corporation | Hierarchical design of integrated circuits with multi-patterning requirements |
US8769452B2 (en) | 2012-10-31 | 2014-07-01 | International Business Machines Corporation | Parasitic extraction in an integrated circuit with multi-patterning requirements |
US8806402B2 (en) | 2012-10-31 | 2014-08-12 | International Business Machines Corporation | Modeling multi-patterning variability with statistical timing |
US9348962B2 (en) | 2012-10-31 | 2016-05-24 | Globalfoundries Inc. | Hierarchical design of integrated circuits with multi-patterning requirements |
US10354886B2 (en) | 2013-02-22 | 2019-07-16 | Synopsys, Inc. | Hybrid evolutionary algorithm for triple-patterning |
WO2014130783A1 (en) * | 2013-02-22 | 2014-08-28 | Synopsys, Inc. | Hybrid evolutionary algorithm for triple-patterning |
US11018016B2 (en) | 2013-02-22 | 2021-05-25 | Synopsys, Inc. | Hybrid evolutionary algorithm for triple-patterning |
US9384319B2 (en) | 2013-08-15 | 2016-07-05 | Synopsys, Inc. | Detecting and displaying multi-patterning fix guidance |
US10902176B2 (en) | 2013-08-15 | 2021-01-26 | Synopsys, Inc. | Detecting and displaying multi-patterning fix guidance |
US9158876B2 (en) | 2013-11-26 | 2015-10-13 | International Business Machines Corporation | Optimizing lithography masks for VLSI chip design |
US9747407B2 (en) | 2014-02-20 | 2017-08-29 | Synopsys, Inc. | Categorized stitching guidance for triple-patterning technology |
US10261412B2 (en) | 2014-04-04 | 2019-04-16 | Synopsys, Inc. | Categorized stitching guidance for triple-patterning technology |
US9779198B2 (en) * | 2015-03-13 | 2017-10-03 | Samsung Electronics Co., Ltd. | Individually coloring separated cell blocks in layout of integrated circuits |
US20160267210A1 (en) * | 2015-03-13 | 2016-09-15 | Daekwon Kang | Methods, systems, and computer program products providing layout data for integrated circuits |
US9874810B2 (en) | 2015-04-24 | 2018-01-23 | Samsung Electronics Co., Ltd. | Layout decomposition methods and systems |
US10372037B2 (en) | 2015-10-30 | 2019-08-06 | Synopsys, Inc. | Constructing fill shapes for double-patterning technology |
US10395001B2 (en) | 2015-11-25 | 2019-08-27 | Synopsys, Inc. | Multiple patterning layout decomposition considering complex coloring rules |
US10311195B2 (en) | 2016-01-15 | 2019-06-04 | Synopsys, Inc. | Incremental multi-patterning validation |
Also Published As
Publication number | Publication date |
---|---|
US20100037200A1 (en) | 2010-02-11 |
US20120102442A1 (en) | 2012-04-26 |
US8423928B2 (en) | 2013-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8069423B2 (en) | System and method for model based multi-patterning optimization | |
US8778605B2 (en) | Mask design and OPC for device manufacture | |
US7703049B2 (en) | System, masks, and methods for photomasks optimized with approximate and accurate merit functions | |
US6470489B1 (en) | Design rule checking system and method | |
US7707541B2 (en) | Systems, masks, and methods for photolithography | |
Huang et al. | Optical proximity correction (OPC) friendly maze routing | |
US7624369B2 (en) | Closed-loop design for manufacturability process | |
US6560766B2 (en) | Method and apparatus for analyzing a layout using an instance-based representation | |
US7237221B2 (en) | Matrix optical process correction | |
US8402396B2 (en) | Layout decomposition for double patterning lithography | |
US20100023914A1 (en) | Use Of Graphs To Decompose Layout Design Data | |
JP5078543B2 (en) | Local coloring for hierarchical OPC | |
US8234599B2 (en) | Use of graphs to decompose layout design data | |
US8415077B2 (en) | Simultaneous optical proximity correction and decomposition for double exposure lithography | |
US20100203430A1 (en) | Methods for performing model-based lithography guided layout design | |
WO2007044827A2 (en) | Fast systems and methods for calculating electromagnetic fields near photomasks | |
US9348964B2 (en) | MASK3D model accuracy enhancement for small feature coupling effect | |
US20180196349A1 (en) | Lithography Model Calibration Via Genetic Algorithms with Adaptive Deterministic Crowding and Dynamic Niching | |
US20110047520A1 (en) | Partition Response Surface Modeling | |
US8510686B2 (en) | Inverse lithography for high transmission attenuated phase shift mask design and creation | |
Zheng et al. | Lithobench: Benchmarking ai computational lithography for semiconductor manufacturing | |
US7962868B2 (en) | Method for forming a semiconductor device using optical proximity correction for the optical lithography | |
Yu et al. | CTM-SRAF: Continuous Transmission Mask-Based Constraint-Aware Subresolution Assist Feature Generation | |
US9582617B2 (en) | Simulation device and simulation program for simulating process using first and second masks | |
US9857693B1 (en) | Lithography model calibration via cache-based niching genetic algorithms |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CADENCE DESIGN SYSTEMS, INC.,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GHAN, JUSTIN;SEZGINER, ABDURRAHMAN;REEL/FRAME:021369/0562 Effective date: 20080811 Owner name: CADENCE DESIGN SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GHAN, JUSTIN;SEZGINER, ABDURRAHMAN;REEL/FRAME:021369/0562 Effective date: 20080811 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |