US8050042B2 - Clock routing in multiple channel modules and bus systems and method for routing the same - Google Patents

Clock routing in multiple channel modules and bus systems and method for routing the same Download PDF

Info

Publication number
US8050042B2
US8050042B2 US11190561 US19056105A US8050042B2 US 8050042 B2 US8050042 B2 US 8050042B2 US 11190561 US11190561 US 11190561 US 19056105 A US19056105 A US 19056105A US 8050042 B2 US8050042 B2 US 8050042B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
module
memory
clock
bus
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11190561
Other versions
US20050254221A1 (en )
Inventor
Ravindranath T. Kollipara
David Nguyen
Belgacem Haba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by G11C11/00
    • G11C5/02Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/409Mechanical coupling
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by G11C11/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/147Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/14Mounting supporting structure in casing or on frame or rack
    • H05K7/1438Back panels or connecting means therefor; Terminals; Coding means to avoid wrong insertion
    • H05K7/1459Circuit configuration, e.g. routing signals
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, and noise or electromagnetic interference
    • H05K1/023Reduction of cross-talk, and noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/117Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/148Arrangements of two or more hingeably connected rigid printed circuit boards, i.e. connected by flexible means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10189Non-printed connector

Abstract

The terminating module and method include integrated circuits and a termination circuit which receive clock signals from the integrated circuit. The integrated circuit includes at least one memory integrated circuit mounted on a printed circuit board. An electrical connector is configured to couple the terminating module to a motherboard. Additionally, the termination circuit includes a resistor. In another embodiment, the terminating module provides a printed circuit board, a memory integrated circuit mounted on the circuit board, a terminator circuit which includes a resistor, and an electrical connector. The electrical connector couples the terminating module to a motherboard.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 10/420,308, filed Apr. 22, 2003 now U.S. Pat. No. 7,027,307, which is a divisional of U.S. patent application Ser. No. 09/817,828, filed Mar. 26, 2001, now U.S. Pat. No. 6,590,781, which is a continuation-in-part of U.S. patent application Ser. No. 09/568,424, filed May 10, 2000, now U.S. Pat. No. 6,545,875, all of which are hereby incorporated by reference.

TECHNICAL FIELD

The present invention is directed to bus systems, more particularly to improved methods and arrangements for providing clock signals in multiple channel modules and bus systems

BACKGROUND

Conventional bus systems are typically implemented in single channel architectures. While conventional bus systems have been implemented using modules, the modules in such systems have merely been arranged in a serial relationship on a motherboard. For example, consider the bus system shown in FIG. 1. This bus system is characterized by a master 11 mounted on a motherboard 10. A number of connectors 13 are also mounted on motherboard 10. Each connector 13 is adapted to receive a module 14 comprising one or more integrated circuits 15. Thus, by means of a connector 13, a module 14 is mechanically mounted and electrically connected within the bus system.

One or more bus(es) 16 forms the communications channel between master 11 and a termination resistor 12. Bus 16 typically comprises a number of signals lines communicating control information, address information, and/or data. The signal lines forming bus 16 traverse the motherboard and/or the modules to electrically connect the integrated circuits 15 to master 11.

There are numerous problems associated with such conventional bus systems. For example, the serial arrangement of the connectors and associated modules creates a relatively lengthy communications channel. Since there are many factors limiting the maximum practical length of a communications channel, channel length should, wherever reasonably possible, be minimized.

Conventional bus systems are also characterized by numerous electrical connection points between the connectors and the bus portions traversing the motherboard, between the modules and the connectors, and between the integrated circuits and the bus portion traversing the modules. Improperly matched electrical connections often produce impedance discontinuities that tend to degrade signal transmission characteristics on the bus. Accordingly, the number of impedance discontinuities associated with the bus connections should be minimized.

Such conventional bus systems present a very static architecture, which may not lend itself to the efficient utilization of available space within a larger system. For example, a maximum, pre-set number of connectors is typically provided within the conventional bus system, regardless of the actual number of modules initially contemplated for the bus system. Upgrading the bus system to include additional modules requires that a sufficient number of connectors be provided up to the maximum length (or capacity) of the channel. Typically, empty connectors are filled with dummy modules until they are needed. Absent these spare connectors, upgrading the bus system to include an additional module would require that the motherboard be replaced.

The static architecture of the conventional bus system provides a “one size fits all” approach to larger systems incorporating the bus system. The serial arrangement of connectors and modules on a motherboard may produce an undesirably large footprint within the larger system. Further, this configuration does not lend itself to irregular or crowded spaces within the larger system.

Of further concern is the routing of clock signals. High-speed clock signals require special treatment, in that they are particularly susceptible to reflections based on discontinuities in the clock loop circuit. Thus, there is a need for improved clock routing schemes that can support, not only static architectures, but also modular architectures.

SUMMARY

The present invention provides improved clock routing methods and arrangements suitable for use with modular components.

The above stated needs and others are met, for example, by an apparatus that includes a memory interface circuit, a clock signal generating circuit, and a plurality of memory circuits. The memory circuits are operatively coupled and arranged in an order on a plurality of memory modules, such that the memory module positioned at the beginning of the order is coupled to an output of the clock signal generating circuit and the memory interface circuit. The memory module that is positioned at the end of the order is unique in that it includes a clock signal terminating circuit connected to the last memory integrated circuit. With this configuration, a clock loop is formed by directly routing the clock signal from the output of the clock signal generating circuit through each of the memory modules in the order (without connecting to any of the intervening memory integrated circuits) to the memory integrated circuit positioned at the end of the order. Then, the clock signal is asserted on the previous memory modules by routing it back through the memory integrated circuits thereon, in reverse order to the memory integrated circuit positioned at the beginning of the order and from there to the memory interface circuit. To complete the clock loop, the clock signal is again asserted by routing it from the memory interface circuit back through the memory integrated circuits in order to the memory integrated circuit positioned at the end of the order. Finally, the clock signal is terminated at the clock signal terminating circuit on the memory module positioned at the end of the order.

By employing certain layouts, the memory module positioned at the end of the order can be moved between various positions depending upon the number/arrangement of memory integrated circuits. For example, a terminating memory module may be the only memory module in the order, at which point it can be operatively configured in a first slot of a multiple slot arrangement. However, should additional memory modules be required this terminating memory module can be moved to a slot further in the order to allow for the additional memory modules there between. Certain exemplary configurations of such arrangements are shown in the detailed description. These exemplary implementations have a three-slot order. However, those skilled in the art will recognize that orders of three or greater slots/memory modules can be supported by the clock routing schemes in accordance with the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the various methods and arrangements of the present invention may be had by reference to the following detailed description when taken in conjunction with the accompanying drawings wherein:

FIG. 1 illustrates a conventional bus system architecture.

FIG. 2 illustrates a module adapted for use within the present invention.

FIG. 3A is an edge view of one embodiment of a module according to the present invention.

FIGS. 3B and 3C are respectively top and bottom views of a single channel module according to the embodiment shown in FIG. 3A.

FIG. 3D illustrates a two channel module consistent with the embodiment shown in FIG. 3A.

FIG. 4 illustrates a bus system formed by the interconnection of multiple modules according to the embodiment shown in FIGS. 3A through 3D.

FIG. 5A is an edge view of another embodiment of a module according to the present invention.

FIGS. 5B and 5C are respectively top and bottom views of a single channel module according to the embodiment shown in FIG. 5A.

FIG. 5D illustrates a two channel module consistent with the embodiment shown in FIG. 5A.

FIG. 6 illustrates a bus system formed by the interconnection of multiple modules according to the embodiment shown in FIGS. 5A through 5D.

FIG. 7A is an edge view of yet another embodiment of a module according to the present invention.

FIG. 7B is a top view of the module of FIG. 7A further illustrating a two channel option to the module's implementation.

FIG. 8 illustrates a bus system formed by the interconnection of multiple modules according to the embodiment shown in FIGS. 7A and 7B.

FIGS. 9A and 9B illustrate yet another embodiment of a single channel module according to the present invention.

FIG. 9C illustrates a bus system formed by the interconnection of multiple modules according to the embodiment shown in FIGS. 9A and 9B.

FIGS. 10A and 10B illustrate still another embodiment of a two channel module according to the present invention.

FIGS. 11A and 11B illustrate another embodiment of a four channel module according to the present invention.

FIGS. 11C and 11D illustrate stacked horizontal and vertical module configurations using the modules shown in FIGS. 11A and 11B.

FIG. 12A illustrates yet another one channel embodiment of the present invention.

FIG. 12B illustrates yet another two channel embodiment of the present invention.

FIG. 12C illustrates yet another four channel embodiment of the present invention.

FIGS. 13A, 13B, 13C, and 13D illustrate various two channel bus systems implemented using variations on the modules described in FIGS. 12A, 12B, and 12C.

FIGS. 14A, 14B, and 14C further illustrate various two channel bus systems having a number of different termination options.

FIGS. 15A and 15B illustrate embodiments using a top edge mounted flexible connector.

FIG. 16 illustrates a clock routing scheme, wherein a plurality of continuity modules are provided to complete the clock loop circuit to a configured memory module.

FIGS. 17A-B illustrate unknown an improved clock routing scheme, in accordance with certain implementations of the present invention.

FIG. 18 illustrates another improved clock routing scheme, in accordance with certain further implementations of the present invention.

DETAILED DESCRIPTION

An exemplary implementation of the module claimed in this related application is shown in FIG. 2. Here, the module comprises a printed circuit board 20 and a plurality of integrated circuits (ICs) 23 a-23 f mounted thereon. At one end of PCB 20, a first set of edge fingers 21 are disposed on a first primary surface of the PCB and a second set of edge fingers 22 are disposed on an opposing second primary surface of the PCB. Edge fingers are well-known connection mechanisms that allow the module to be mechanically secured within a connector (not shown) and electrically connected to a plurality of signal lines provided at the connector.

A bus 25 internal to the module extends from the first set of edge fingers 21, traverses substantially the entire first primary surface of the PCB, folds back at the distant end of the PCB, traverses substantially the entire second primary surface of the PCB, and terminates at the second set of edge fingers 22. Bus 25 typically comprises a plurality of signal lines. The signal lines forming bus 25 may run on top the first and second surfaces of PCB 20. Alternatively, bus 25 may be formed within the body of PCB 20. ICs 23 a-23 f are respectively connected to this plurality of signal lines.

As described in the related application, the foregoing module may be used in conjunction with a related connector to implement bus systems having improved signal transmission characteristics. Overall channel length and impedance discontinuities related to motherboard connections are reduced. Further, by means of the novel connector and associated module structure described in the related application, bus systems may be implemented in a number of ways. For example, modules may be vertically stacked one above the other, or horizontally racked one next top the other within a single connector.

The present invention allows additional flexibility in the design and implementation of bus systems. Whereas the former invention relies substantially upon the design of the multi-slot connector to flexibly implement bus systems, the present invention relies more on module design.

To this end, consider the module shown in FIG. 3A. Like the module shown in FIG. 2, the module of FIG. 3A comprises a printed circuit board 30 and a plurality of integrated circuits (ICs), here 23 a-23 d. Of note, the exemplary module of FIG. 2 mounts six (6) ICs connected to bus 25 which is formed within the body of PCB 20, whereas the example shown in FIG. 3A mounts only four (4) ICs connected to bus 25 running on top of the first and second primary surfaces of PCB 30. Within the context of the present invention, any reasonable number of ICs may be mounted on the module. ICs may populate one or both primary surfaces of the module. However, it is presently preferred to populate both primary surfaces of the module since this tends to further reduce channel length.

The module shown in FIG. 3A further comprises a right angle connector 32. Right angle connector 32 is mounted on PCB 30 and comprises a connection slot 33 adapted to receive another module. The “right-angle” nature of the connector nominally provides that slot 33 opens at a right angle to the surface upon which it is mounted. Such an arrangement allows modules to connected one to another in parallel planes. However, one or more modules might be configured with a multi-slot connector as described in the related application.

In the illustrated example of FIG. 3A, bus 25 extends from a first set of edge fingers 21 at a first end of PCB 30, substantially traverses the first primary surface 34, folds back at a second end of PCB 30, substantially traverses the second primary surface 35, and terminates at right angle connector 32. Thus, whereas the module bus portion shown in FIG. 2 extends from first edge fingers 21 to second set of edge fingers 22, the module bus portion shown in FIG. 3 extends from first set of edge fingers 21 to right angle connector 32. ICs 23 a-23 d respectively connect to the signal lines forming bus 25.

Right angle connector 32 may include one or more signal lines 36 connected back to edge fingers 21, and/or connected to a second set of edge fingers 22. Signal lines 36 might be used, for example, as ground connections.

The modules may implement one or channels. The term “channel” is broadly defined to define one or more signal lines communicating information between two points. In the following examples, one or more ICs are typically associated with a channel, and the channel communicates information from a master (a controlling device) to a slave (a responding device). However, one of ordinary skill in the art will understand that the ICs in the following examples may be replaced with connectors allowing connection of an auxiliary channel. The ICs in the following examples may be memory devices, receivers, transceivers, logic devices, or other control devices.

FIGS. 3B and 3C shown top and bottom views of module illustrated in FIG. 3A. FIG. 3D illustrates a module similar to the one illustrated in FIGS. 3A-3C. However, the module shown in FIG. 3D implements two channels 37 and 38 on a single module. First channel 37 is associated with a first internal bus running from a first plurality of edge fingers 21 a. Second channel 37 is associated with a second internal bus running from a second plurality of edge fingers 21 b.

Whether the modules of the present invention implement one or more channels, they may be flexibly configured to form a bus system. FIG. 4 illustrates one such bus system. For clarity, FIG. 4 and subsequent illustrations of modules and bus systems omit labeling readily discernable elements such as the ICs and the PCB, which have been described above.

In FIG. 4, a motherboard 40 comprises a first right angle connector 50. The “motherboard” is nominally any printed circuit board having the first right angle connector, but typically comprises a master controlling signal transmissions on the bus. In the example, a first module 41 a comprising right angle connector 51 a is mechanically secured and electrically connected to motherboard 40 through right angle connector 50. Similarly, right angle connector 51 a connects module 41 b, and right angle connector 51 b connects module 41 c.

Such module-to-module connection may continue until a bus system of desired size and configuration is completed. Alternatively, at some point, the channel(s) defined between the master on motherboard 40 and the ICs on the last module will reach its maximum practical length. In either event, when the bus system is complete the signal lines of the bus are terminated in a matched impedance. Signal line termination may be done in a set of termination resistors on the last module, or by means of a special termination module 42 connected to the right angle connector 51 c of the last module. By using termination module 42, the other modules need not include termination resistors.

Another embodiment of the modules according to the present invention is shown in FIGS. 5A-5D. The module shown in FIG. 5A does not make use of the folded internal bus structure described above. Rather, one or more sets of finger connectors (53 a and 53 b) are disposed on either the first or second primary surfaces of the module PCB. Alternatively, the first and second primary surfaces may each include one or more sets of edge fingers. The one or more internal bus(es) associated with these edge fingers substantially traverse the length of the module from one (1st) end to another (2nd) end connecting related ICs along the way. The one or more internal bus(es) then terminate at right angle connector 52.

FIGS. 5B and 5C shown respectively top and bottom views of the module shown in FIG. 5A. FIG. 5D illustrates a two channel version of this module.

An exemplary bus system configured with the modules of FIGS. 5A-5D is shown in FIG. 6. When used to configure a horizontally disposed bus system, the bus system of FIG. 6 may provide additional mechanical stability over the bus system illustrated in FIG. 4, since right angle connectors will be placed on both left and right “ends” of the bus system.

In the example shown in FIG. 6, the right angle connector on motherboard 60 receives first module 61 a, which receives second module 61 b. Module 62 is a base module incorporating termination impedance 63.

Yet another implementation of the modules according to the present invention is shown in FIGS. 7A and 7B. This module does not use the right angle connectors illustrated in FIGS. 4 through 6 inclusive. Rather, the one or more internal bus(es) terminate at one end of the module in a flex tape connector 70 coupled to an electrical connector 72. Electrical connector 72 may be of conventional implementation. As before, one or more sets of edge fingers (21 and 22) are disposed at the other end of the module on the first primary surface and/or the second primary surface of the PCB. While the embodiment shown in FIG. 7A lends itself to the same channel structures shown in FIGS. 5B-5D, a further refinement of the channel structures is illustrated in FIG. 7B.

In FIG. 7B, a first sub-plurality of ICs 77 populate the first primary surface 71 of the PCB and a second sub-plurality of ICs 78 populate the second primary surface 73 of the PCB. A first internal bus originates at one set of edge fingers 21, laterally traverses the first plurality of ICs 77 and terminates at flex tape connector 70. A second internal bus originates at another set of edge fingers 22, laterally traverses the second plurality of ICs 78 and terminates at flex tape connector 70. In this manner, two channels are implemented which traverse opposing primary surfaces of the PCB in opposite directions. The width of the PCB can therefore be reduced. Compare the width of the module in FIG. 5D.

An exemplary memory system configured with the module of FIG. 7A is shown in FIG. 8. Within this system motherboard 80 comprises connector 83, which receives first module 81 a, which in turn receives second module 81 b in connector 84 a. Connector 84 b on second module 81 b receives a base module 82 incorporating termination resistor 85. The combination of flex tape and connector allows a bus system comprising multiple modules to be implemented in a variety of forms.

In fact, single channel and multiple channel modules may be implemented in a number forms using conventional electrical connectors. FIGS. 9A and 9B illustrate a single channel module which may be “stacked” or otherwise combined with similar modules to form a bus system having a reduced footprint and a relatively short channel length. Within the module shown in FIGS. 9A and 9B, the internal bus runs from a first connector 90 mounted on a first primary surface of the module, across the length of the module, and terminates in second connector 91 mounted on the second primary surface of the module.

FIG. 9C illustrates a bus system implemented with a number of these modules. A channel path 92 is indicated through the bus system, which enters the first module at its first connector and thereafter zigzags though the connected modules as shown until it reaches termination resistor 93. The modules used in the bus system of claim 9C are shown with a single bus traversing ICs populating only one primary surface of each respective PCB. As noted above, a plurality of buses may occupy the channel and one or more of the modules may include ICs on both primary surfaces.

An exemplary two-channel module is illustrated in FIGS. 10A and 10B. Here, a first channel path extends from a first connector 100 on the first primary surface of the PCB across the length of the PCB to a second connector 101 on the second primary surface of the PCB. A second channel path extends from a third connector 102 on the first primary surface of the PCB across the length of the PCB to a fourth connector 103 on the second primary surface of the PCB. Thus, first and second channels run counter-directional to one another.

The module of shown in FIGS. 10A and 10B includes a single row of ICs. One of ordinary skill in the art will appreciate that a number of IC rows might be mounted on the module. An exemplary four channel module is illustrated in FIGS. 11A and 11B. The module includes four sets of (area array) connectors 111, 112, 113, and 114, each set having a first connector mounted on the first primary surface and a second connector mounted on the second primary surface of the PCB. As shown in FIG. 11B, an internal bus is formed between the first and second connector in each connector set. That is, each bus originates at a first edge of the PCB at a first connector, traverses the width of the module, folds back at a second edge of the PCB, and re-traverses the width of the module until it reaches the second connector in the connector set. The modules shown in FIGS. 11A and 11B may be stacked in horizontal 115 and vertical 116 configurations on motherboard 10 as illustrated in FIGS. 11C and 11D. The vertically stacked configuration 116 of FIG. 11D is connected through a flexible connector 114.

Each one of the foregoing examples makes use of a number of connectors. In addition to providing a connection path between respective internal buses, the structure of the connector may also be used to provide mechanical support for modules, which are stacked one above the other, or racked one next to the other in a bus system. While this feature is often desirable in the implementation of certain bus system architectures, the present invention has broader applications.

For example, the present invention may be adapted to take full advantage of conventional ribbon connectors and similar flexible connectors. By means of these connectors, modules forming a bus system need not be stacked or racked in close proximity one to another. Rather, module may be placed at greater distances one to another and may be mounted within a larger system at odd angles one to another. While separating modules will increase the channel length, there are many applications where reduced channel length will be happily traded away for ease and flexibility of implementation.

Before illustrating the use of flexible connectors, several modules structures will be described. Each of these module structures makes use of “finger connectors.” The term “set of edge fingers” has been used above to described a class of electrical connectors characterized by a number of parallel electrical contacts disposed near the edge of a PCB and adapted to “mate” with a corresponding connector slot. Edge fingers are generally pushed into the connector slot to make electrical bus connections and provide mechanical support to the module.

While often located near or at the edge of a PCB, a set of finger connectors need not be located on the edge of the PCB. A set of finger connectors, like a set of edge fingers, typically comprises a set of parallel electrical contacts. In the context of a bus, each electrical contact typically corresponds to a bus signal line. Ribbon connectors and other flexible parallel connectors are well adapted to interconnect such parallel electrical contact structures. However, a ribbon connector may be coupled to a set of finger connectors anywhere on the PCB, not just the edge. Thus, the term finger connector may denote an edge finger, but may also denote a more generic electrical contact.

FIGS. 12A, 12B, and 12C illustrate a single channel module, a two channel module, and a four channel module respectively. The single channel module shown in FIG. 12A comprises a set of input finger connectors 120 and a set of output finger connectors 121. An internal bus substantially traverses the length of the module running from the set of input finger connectors 120 to the set of output finger connectors 121. Along the way, a plurality of ICs are connected to the internal bus. The multi-channel modules shown in FIGS. 12B and 12C include additional sets of input finger connections and additional sets of output finger connectors. The third and fourth internal buses on the module shown in FIG. 12C are disposed on the other primary surface (i.e., the bottom surface in relation to the illustration).

In these examples, the respective sets of input finger connectors (120 and 120 a-120 d) as well as the output connector 121 in FIG. 12A are edge fingers. Accordingly, the modules may be coupled within a bus system by pushing the edge fingers into a corresponding connector(s). The corresponding connector(s) provide the input signals to the module's internal bus(es). However, the sets of output finger connectors (121 a-121 d) on the modules shown in FIGS. 12B and 12C are adapted to be connected with one or more ribbon or similar flexible connector(s).

Utilizing one or more of the modules illustrated above, bus systems having various configurations may be implemented using one or more flexible connector(s). Consider the examples shown in FIGS. 13A, 13B, 13C, and 13D. Only two channel bus systems are illustrated, but from these examples one of ordinary skill in the art will readily discern how any reasonable number of “N” channels may be implemented in a bus system. Note that the various channels may be terminated in either a set of output finger connectors (FIGS. 13A and 13C), and/or in an on-module set of termination resistors (FIGS. 13B and 13D), for example.

FIGS. 14A, 14B, and 14C illustrate further examples of two channels bus systems having various connection and termination schemes. Like the ICs on these modules, more than one termination element may be mounted on either primary surface. See termination elements 140 and 141 in FIGS. 14B and 14C.

In FIGS. 15A and 15B, a flexible connector 154 is used to connect modules. However, unlike the former examples in which a flexible connector was attached to the modules via a lateral edge, the bus systems shown in FIGS. 15A and 15B use a flexible connector attached via a top edge. In particular, adjacent modules 152 a and 152 b are respectively mounted on motherboard 159 via connectors 151 a and 151 b. Module 152 a comprises ICs 153 a and 153 b arranged in a vertical column. Module 152 b comprises ICS 153 c and 153 d, which are likewise arranged in a column.

ICs 153 a, 153 b, 153 c, and 153 d can, for example, be connected in a channel extending from a edge lower fingers on module 152 a, through an internal bus portion on module 152 a, through flexible connector 154, down through an internal bus portion on module 152 b, to be terminated at a lower set of edge fingers on module 152 b. Other channels may be similarly implemented.

The bus system shown in FIG. 15B illustrates another way in which a plurality of ICs may be effectively mounted on a module in one or more channels. Here, rather than arranging ICs in vertical columns, the ICs are arranged in rows. A single channel may begin at a centrally located set of edge fingers, make a right turn near the center of the module, extend laterally through the row of ICs, and then make another right turn into flexible connector 154. This path is reversed in the adjacent module. In this manner, first and second pluralities of ICs (156 a 156 b) may be arranged in rows on each one of the modules and connected as shown.

As illustrated in these examples, the present invention provides modules adapted to be configured with one or more channels. While the foregoing examples have been drawn to multiple channel embodiments, in every case a single channel may be implemented. The modules may be interconnected using various connectors to form bus systems. Such bus systems may be implemented in a variety of configurations and channel definitions. Relative channel lengths may be reduced given a defined set of configuration requirements. Bus interconnections within the system may also be reduced, thereby reducing the potential for impedance mismatches and undesired channel loading.

As with many mechanical systems, the examples given above may be modified in many ways. The use of right angle connectors has been described, as well as the use of conventional connectors including ribbon and other flexible connectors. Other connector types may be used within the present invention. Channel path definition, integrated circuit layout, and internal bus routing on the various modules may also be readily adapted to suit the system designer's purpose.

Reference is now made to the exemplary single channel clock routing scheme depicted in FIG. 16. Here, a plurality of circuit components and modules are provided as part of PCB 200. As shown, a direct Rambus ASIC Cell (RAC) 202 is provided and configured as an interface to a high-speed channel, which carries data and control signals, including timing (i.e., clock signals), to a plurality of memory modules (204 a-c) and other mounted circuitry. Only one of these memory modules, namely memory module 204 c, is populated with at least one memory integrated circuit 210. Two “continuity” memory modules 204 a-b are provided and interconnected between memory module 204 c and RAC 202. Memory module 204 c and continuity memory modules 204 a-b are connected to PCB 200 using connectors 206.

In this example, only the clock routing circuitry is depicted, as beginning at clock generator 212 passing through traces 224 on PCB 200, memory module 204 c, continuity modules 204 b and 204 a to RAC 202. Then the clock signal loops back from RAC 202 through traces on PCB 200, continuity modules 204 a and 204 b, memory module 204 c (and integrated circuit 210) to terminating circuit 214.

One of the problems with this clock routing scheme is that continuity modules 204 a-b are required to complete the clock loop. Note that while the traces shown in FIG. 16 are depicted as having sharp turns, in reality the traces will likely have more subtle transitions to avoid unwanted discontinuities/reflections. In any case, the clock routing scheme depicted in FIG. 16 tends to be more expensive due to the need for continuity memory modules 204 a-b, which are essentially place holders for future modular expansion of the available memory. For example, at some future stage the user may wish to replace continuity memory modules 204 a-b with additional memory modules. Hence, there is a need for an improved clock routing scheme.

With this in mind, reference is now made to FIGS. 17 a-b, wherein a new clock routing scheme is provided, which advantageously allows an improved “terminating” memory module 220 to be placed in different locations depending upon the users needs. For example, as depicted in FIG. 17 a, clock generator 212 has been moved closer to RAC 202 on PCB 300 and configured to provide the clock signal to a first positioned module, and in this case terminating memory module 220. On terminating memory module 220 the clock signal is passed through memory integrated circuits 210 and back through tracings 224 to RAC 202. In this example, the clock signal is returned from RAC 202 to terminating memory module 220 through tracings 224 and passed one again through memory integrated circuits 210 to a terminator circuit 222. By locating terminator circuit 222 on terminating memory module 220 and rearranging the location of clock generator 212, terminating memory module 220 can be placed, in this example, in either the first slot as in FIG. 17 a, or in the third slot, as will be seen in FIG. 17 b. When placed in the first slot, memory module 220 does not require any additional continuity or place holding modules to complete the clock loop. Therefore, there will be cost savings to the manufacturer and user.

Should a user wish to expand the amount of memory at some stage in the future, then, in this example, terminating memory module 220 can be moved to the third slot as depicted in FIG. 17 b. Here, additional memory modules 226 having memory integrated circuits 210 thereon are positioned in the first and second slots and interconnected via flexible conductor portion 228. Now, the clock signal travels from clock generator 212 through traces 224 and connector 206 to the memory module 226 in the first slot. The clock signal is then provided through flexible conductor portion 228 to the memory module 226 in the second slot. Next, the clock signal passes through traces 224 between the connectors 206 in the second and third slots. Once the clock signal reaches terminating memory module 220 it is provided to the memory integrated circuit(s) 210 thereon, to begin the clock loop. As depicted, the clock signal is then routed back through memory modules 226 in the second and first slots, and more particularly through the respective memory integrated circuit(s) 210 thereon.

From memory module 226 in the first slot, the clock signal is routed through traces 224 to RAC 202, and then back again. The clock signal is then routed from memory module 226 in the first slot to memory module 226 in the second slot, again over the flexible conductor portion 228, passing through their respective memory integrated circuit(s) 210 on each memory module. The clock signal is then passed through traces 224 to memory module 220 in the third slot. The clock signal then passes through memory integrated circuit(s) 210 on terminating memory module 220, and finally to terminator circuit 222 thereon.

Those skilled in the art will further recognize that additional signals (e.g., control and/or data) can also be routed in the same manner, as is the clock signal in FIGS. 17 a-b, using like traces, lines, connectors, etc. Furthermore, additional channels having clock signals can be routed likewise.

FIG. 18 depicts an alternative exemplary implementation of a PCB 300′ in which memory modules 226′ are configured to route the clock signal from clock generator 212 to terminating memory module 220 via trace 230 on PCB 300′ rather than through a flexible conductor portion 228′. Such a configuration will alter the required number of traces/conductors/pins associated with flexible conductor portion 228′ and connectors 206.

One of the main goals in the clock routing schemes depicted in the examples above is to provide a uniform transmission line without significant reflections, which could cause standing waves in the clock circuit. These exemplary arrangements support this goal by allowing the designer to reduce the number of discontinuities in the clock loop circuit.

Although some preferred implementations of the various methods and arrangements of the present invention have been illustrated in the accompanying drawings and described in the foregoing Detailed Description, it will be understood that the invention is not limited to the exemplary implementations disclosed, but is capable of numerous rearrangements, modifications and substitutions without departing from the spirit of the invention as set forth and defined by the following claims.

Claims (14)

1. A method for routing a clock signal in a memory system that includes a motherboard and multiple memory modules coupled to the motherboard, the multiple memory modules including a first memory module and a second memory module coupled to each other via a flexible connector, the method comprising:
transmitting a clock signal along traces on the motherboard to the first memory module;
transmitting the clock signal from the first memory module to the second memory module via the flexible connector;
transmitting the clock signal from the second memory module back to the first memory module via the flexible connector, and
further comprising generating the clock signal at a clock generator on the motherboard.
2. The method of claim 1, further comprising terminating the clock signal on one of the multiple memory modules.
3. The method of claim 2, further comprising transmitting the clock signal from the first memory module back to the motherboard.
4. A clock routing system comprising:
a motherboard that includes at least one conductive trace for routing a clock signal; multiple memory modules coupled to the motherboard, including a first memory module to receive the clock signal from the motherboard and a second memory module coupled to the first memory module via a flexible connector, where each memory module of the multiple memory modules includes at least one memory integrated circuit, the flexible connector including at least one first flexible conductor for routing the clock signal from the first memory module to the second memory module and at least one second flexible conductor for routing the clock signal from the second memory module back to the first memory module, and
further comprising generating the clock signal at a clock generator on the motherboard.
5. The clock routing system of claim 4, wherein one of the multiple memory modules includes a terminator circuit for terminating the clock signal.
6. The clock routing system of claim 4, wherein the first memory module is removably attached to the motherboard.
7. The clock routing system of claim 4, wherein the at least one conductive trace on the motherboard includes a conductive trace for routing the clock signal from the motherboard to the first module and a conductive trace for routing the clock signal from the first memory module back to the motherboard.
8. A method for routing a clock signal in a memory system that includes a motherboard and multiple memory modules coupled to the motherboard, the multiple memory modules including first memory module and a second memory module coupled to each other at least partially through a flexible connector, the method comprising:
transmitting a clock signal along traces on the motherboard to the first memory module;
transmitting the clock signal from the first memory module to the second memory module at least partially through the flexible connector;
further comprising transmitting the clock signal from the second memory module back to the first memory module at least partially through the flexible connector,
further comprising generating the clock signal at a clock generator on the motherboard, and
terminating the clock signal.
9. The method of claim 8, wherein the terminating occurs on one of the multiple memory modules.
10. The method of claim 8, further comprising, transmitting the clock signal from the first memory module back to the motherboard.
11. A clock routing system comprising:
a motherboard that includes at least one conductive trace for routing a clock signal; multiple memory modules each comprising at least one memory integrated circuit, the memory modules including:
a first memory module electrically coupled to the conductive trace so as to receive the clock signal from the motherboard;
a second memory module electrically coupled to the first memory module at least partially through a flexible connector so as to receive the clock signal from the first memory module;
wherein the flexible connector includes at least one first flexible conductor for routing the clock signal from the first memory module to the second memory module and at least one second flexible conductor for routing the clock signal from the second memory module back to the first memory module, and
further comprising generating the clock signal at a clock generator on the motherboard
a terminator circuit configured to terminate the clock signal.
12. The clock routing system of claim 11, wherein one of the multiple memory modules includes a terminator circuit for terminating the clock signal.
13. The clock routing system of claim 11, wherein the terminator circuit is on the second memory module.
14. The clock routing system of claim 11, wherein the first memory module is removably attached to the motherboard.
US11190561 2000-05-10 2005-07-26 Clock routing in multiple channel modules and bus systems and method for routing the same Expired - Fee Related US8050042B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US09568424 US6545875B1 (en) 2000-05-10 2000-05-10 Multiple channel modules and bus systems using same
US09817828 US6590781B2 (en) 2000-05-10 2001-03-26 Clock routing in multiple channel modules and bus systems
US10420308 US7027307B2 (en) 2000-05-10 2003-04-22 Clock routing in multiple channel modules and bus systems
US11190561 US8050042B2 (en) 2000-05-10 2005-07-26 Clock routing in multiple channel modules and bus systems and method for routing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11190561 US8050042B2 (en) 2000-05-10 2005-07-26 Clock routing in multiple channel modules and bus systems and method for routing the same
US13235251 US20120001670A1 (en) 2000-05-10 2011-09-16 Clock Routing in Mulitiple Channel Modules and Bus Systems

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10420308 Division US7027307B2 (en) 2000-05-10 2003-04-22 Clock routing in multiple channel modules and bus systems

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13235251 Continuation US20120001670A1 (en) 2000-05-10 2011-09-16 Clock Routing in Mulitiple Channel Modules and Bus Systems

Publications (2)

Publication Number Publication Date
US20050254221A1 true US20050254221A1 (en) 2005-11-17
US8050042B2 true US8050042B2 (en) 2011-11-01

Family

ID=24271232

Family Applications (10)

Application Number Title Priority Date Filing Date
US09568424 Expired - Fee Related US6545875B1 (en) 2000-05-10 2000-05-10 Multiple channel modules and bus systems using same
US09817828 Expired - Fee Related US6590781B2 (en) 2000-05-10 2001-03-26 Clock routing in multiple channel modules and bus systems
US09839642 Active US6765800B2 (en) 2000-05-10 2001-04-20 Multiple channel modules and bus systems using same
US10177747 Expired - Fee Related US6657871B2 (en) 2000-05-10 2002-06-20 Multiple channel modules and bus systems using same
US10420308 Expired - Fee Related US7027307B2 (en) 2000-05-10 2003-04-22 Clock routing in multiple channel modules and bus systems
US10695854 Expired - Fee Related US6898085B2 (en) 2000-05-10 2003-10-30 Multiple channel modules and bus systems using same
US11054955 Expired - Fee Related US7170314B2 (en) 2000-05-10 2005-02-11 Multiple channel modules and bus systems using same
US11190561 Expired - Fee Related US8050042B2 (en) 2000-05-10 2005-07-26 Clock routing in multiple channel modules and bus systems and method for routing the same
US11668422 Abandoned US20070120575A1 (en) 2000-05-10 2007-01-29 Multiple Channel Modules and Bus Systems Using Same
US13235251 Abandoned US20120001670A1 (en) 2000-05-10 2011-09-16 Clock Routing in Mulitiple Channel Modules and Bus Systems

Family Applications Before (7)

Application Number Title Priority Date Filing Date
US09568424 Expired - Fee Related US6545875B1 (en) 2000-05-10 2000-05-10 Multiple channel modules and bus systems using same
US09817828 Expired - Fee Related US6590781B2 (en) 2000-05-10 2001-03-26 Clock routing in multiple channel modules and bus systems
US09839642 Active US6765800B2 (en) 2000-05-10 2001-04-20 Multiple channel modules and bus systems using same
US10177747 Expired - Fee Related US6657871B2 (en) 2000-05-10 2002-06-20 Multiple channel modules and bus systems using same
US10420308 Expired - Fee Related US7027307B2 (en) 2000-05-10 2003-04-22 Clock routing in multiple channel modules and bus systems
US10695854 Expired - Fee Related US6898085B2 (en) 2000-05-10 2003-10-30 Multiple channel modules and bus systems using same
US11054955 Expired - Fee Related US7170314B2 (en) 2000-05-10 2005-02-11 Multiple channel modules and bus systems using same

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11668422 Abandoned US20070120575A1 (en) 2000-05-10 2007-01-29 Multiple Channel Modules and Bus Systems Using Same
US13235251 Abandoned US20120001670A1 (en) 2000-05-10 2011-09-16 Clock Routing in Mulitiple Channel Modules and Bus Systems

Country Status (3)

Country Link
US (10) US6545875B1 (en)
EP (1) EP2136300A1 (en)
DE (1) DE60139623D1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100097192A1 (en) * 2006-12-04 2010-04-22 David Alan Weston Back-door data synchronization for a multiple remote measurement system

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4383601B2 (en) * 1999-09-30 2009-12-16 株式会社東芝 Fast memory device, a socket mounting structure of the high-speed memory device, and method for mounting a high speed memory device
US6833984B1 (en) * 2000-05-03 2004-12-21 Rambus, Inc. Semiconductor module with serial bus connection to multiple dies
US6545875B1 (en) * 2000-05-10 2003-04-08 Rambus, Inc. Multiple channel modules and bus systems using same
US6963941B1 (en) * 2000-05-31 2005-11-08 Micron Technology, Inc. High speed bus topology for expandable systems
US6853557B1 (en) * 2000-09-20 2005-02-08 Rambus, Inc. Multi-channel memory architecture
US6675272B2 (en) * 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
US8391039B2 (en) * 2001-04-24 2013-03-05 Rambus Inc. Memory module with termination component
US6950910B2 (en) * 2001-11-08 2005-09-27 Freescale Semiconductor, Inc. Mobile wireless communication device architectures and methods therefor
US6773284B2 (en) * 2002-03-12 2004-08-10 Westinghouse Lighting Corporation Lamp tube conversion apparatus
JP4094370B2 (en) 2002-07-31 2008-06-04 エルピーダメモリ株式会社 Memory modules and memory system
DE10250156A1 (en) * 2002-10-28 2004-05-13 Infineon Technologies Ag Memory module and memory device having branching free signal lines and distributed capacitive loads
KR100539237B1 (en) * 2003-06-19 2005-12-27 삼성전자주식회사 Termination providing apparatus and memory system using the same
US7038920B2 (en) * 2003-06-30 2006-05-02 Intel Corporation System to mount electrical modules
KR100532451B1 (en) * 2003-07-19 2005-11-30 삼성전자주식회사 Semiconductor memory device having structure for preventing the node of boosting voltage level from dropping voltage level
US7045720B2 (en) * 2003-09-19 2006-05-16 Intel Corporation Component lead system
US7230506B2 (en) * 2003-10-09 2007-06-12 Synopsys, Inc. Crosstalk reduction for a system of differential line pairs
US7180751B1 (en) * 2004-02-19 2007-02-20 Isothermal Systems Research, Inc. Input/output transition board system
DE102004008738A1 (en) * 2004-02-23 2005-09-08 BSH Bosch und Siemens Hausgeräte GmbH Electronic assembly and method for producing these
WO2005104324A3 (en) * 2004-04-15 2006-03-16 Gary W Smith Folded, fully buffered memory module
US7681023B2 (en) * 2004-04-30 2010-03-16 Hewlett-Packard Development Company, L.P. Method for ensuring optimal memory configuration in a computer
US7547213B2 (en) * 2004-08-26 2009-06-16 Micron Technology, Inc. Memory modules and methods for manufacturing memory modules
US7616452B2 (en) * 2004-09-03 2009-11-10 Entorian Technologies, Lp Flex circuit constructions for high capacity circuit module systems and methods
US7443023B2 (en) * 2004-09-03 2008-10-28 Entorian Technologies, Lp High capacity thin module system
US7542297B2 (en) * 2004-09-03 2009-06-02 Entorian Technologies, Lp Optimized mounting area circuit module system and method
US7301831B2 (en) 2004-09-15 2007-11-27 Rambus Inc. Memory systems with variable delays for write data signals
US7425760B1 (en) * 2004-10-13 2008-09-16 Sun Microsystems, Inc. Multi-chip module structure with power delivery using flexible cables
US7269025B2 (en) * 2004-12-30 2007-09-11 Intel Corporation Ballout for buffer
KR100688515B1 (en) * 2005-01-06 2007-03-02 삼성전자주식회사 Memory module and memory system having the same
KR100666225B1 (en) * 2005-02-17 2007-01-09 삼성전자주식회사 Multi device system forming daisy chain and operating method for the same
JP2006303003A (en) * 2005-04-18 2006-11-02 Toshiba Corp Printed board and information processing apparatus
KR101375763B1 (en) * 2005-04-21 2014-03-19 바이올린 메모리 인코포레이티드 Interconnection System
KR100735395B1 (en) * 2005-05-10 2007-07-04 삼성전자주식회사 Routing method for intergrated circuit using printed circuit board
US7414917B2 (en) 2005-07-29 2008-08-19 Infineon Technologies Re-driving CAwD and rD signal lines
JP2007109932A (en) * 2005-10-14 2007-04-26 Toshiba Corp Semiconductor device
US7990737B2 (en) 2005-12-23 2011-08-02 Intel Corporation Memory systems with memory chips down and up
DE102006003376A1 (en) * 2006-01-24 2007-07-26 Infineon Technologies Ag Memory module has main face of printed board, which is arranged on semiconductor components, where printed board has line, which reaches up to input connections from conductive strip, at some of semiconductor components
US7511969B2 (en) * 2006-02-02 2009-03-31 Entorian Technologies, Lp Composite core circuit module system and method
DE102006012446B3 (en) * 2006-03-17 2007-12-20 Infineon Technologies Ag Memory module with a means for cooling, process for the preparation of the memory module with a means for cooling as well as data processing apparatus comprising a memory module with a means for cooling
US7402048B2 (en) * 2006-03-30 2008-07-22 Intel Corporation Technique for blind-mating daughtercard to mainboard
US20070257699A1 (en) * 2006-04-20 2007-11-08 Moises Cases Multi-memory module circuit topology
US7732907B2 (en) * 2006-05-30 2010-06-08 Stats Chippac Ltd. Integrated circuit package system with edge connection system
US7540766B2 (en) * 2006-06-14 2009-06-02 Itron, Inc. Printed circuit board connector for utility meters
US20070297158A1 (en) * 2006-06-23 2007-12-27 Inventec Corporation Front-to-back stacked device
US20080002370A1 (en) * 2006-06-30 2008-01-03 Wai Shin Lau Scalable memory DIMM designs with vertical stackup connector
KR100818621B1 (en) * 2006-08-11 2008-04-01 삼성전자주식회사 Memory Module, Socket for Memory Module and Main Board Having The Same
US20080123305A1 (en) * 2006-11-28 2008-05-29 Smart Modular Technologies, Inc. Multi-channel memory modules for computing devices
US7724540B1 (en) 2007-03-13 2010-05-25 Yazaki North America, Inc. Spacer for circuit boards
US20110119425A1 (en) * 2007-08-28 2011-05-19 Rambus Inc. Detachable interconnect for configurable width memory system
US8537563B2 (en) * 2007-09-21 2013-09-17 Hewlett-Packard Development Company, L.P. Memory system
JP5696301B2 (en) * 2007-09-28 2015-04-08 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. Address line wiring structure and a printed wiring board having the same
JP2009217800A (en) * 2008-03-11 2009-09-24 Nanya Sci & Technol Co Ltd Memory module and method for accessing memory module
US20090296444A1 (en) * 2008-05-29 2009-12-03 Chih-Hui Yeh Memory module and method for accessing memory module
KR101170871B1 (en) * 2008-08-08 2012-08-02 삼성전기주식회사 Electrode pad for mounting electronic component and mounting structure of electronic component
JP5404261B2 (en) * 2009-04-16 2014-01-29 モレックス インコーポレイテドMolex Incorporated Cooling device, an electronic substrate, an electronic device
US8866023B2 (en) * 2009-04-17 2014-10-21 Hewlett-Packard Development Company, L.P. Method and system for reducing trace length and capacitance in a large memory footprint
US20110211310A1 (en) * 2010-03-01 2011-09-01 Seagate Technology Llc Signal path interconnection and assembly
US20130070410A1 (en) * 2011-09-16 2013-03-21 Hon Hai Precision Industry Co., Ltd. Serial advanced technology attachment dual in-line memory module and computer system
US9077311B2 (en) * 2011-12-29 2015-07-07 Futurewei Technologies, Inc. Acoustic filter and method of acoustic filter manufacture
KR20130090643A (en) * 2012-02-06 2013-08-14 삼성전자주식회사 Data storage device and user device using the same
JP6257881B2 (en) * 2012-05-31 2018-01-10 株式会社ミクニ Engine control unit
KR20130139082A (en) * 2012-06-12 2013-12-20 삼성전자주식회사 Semiconductor device
US9516755B2 (en) * 2012-12-28 2016-12-06 Intel Corporation Multi-channel memory module
US9804931B2 (en) 2014-04-25 2017-10-31 Rambus Inc. Memory mirroring utilizing single write operations
DE102014111375A1 (en) * 2014-08-08 2016-02-11 Endress + Hauser Gmbh + Co. Kg Field device of automation technology
US20160118734A1 (en) * 2014-10-28 2016-04-28 Hamilton Sundstrand Corporation Single flex printed wiring board for electric system controller
US9870035B2 (en) * 2015-07-01 2018-01-16 International Business Machines Corporation Device for high density connections
US20170172007A1 (en) * 2015-12-09 2017-06-15 Mellanox Technologies Ltd. Multi-slot plug-in card

Citations (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4573120A (en) 1979-10-19 1986-02-25 Takeda Riken Co., Ltd. I/O Control system for data transmission and reception between central processor and I/O units
US4709300A (en) * 1986-05-05 1987-11-24 Itt Gallium Arsenide Technology Center, A Division Of Itt Corporation Jumper for a semiconductor assembly
US4743868A (en) * 1985-04-03 1988-05-10 Nippondenso Co., Ltd. High frequency filter for electric instruments
US5010515A (en) 1987-07-28 1991-04-23 Raster Technologies, Inc. Parallel graphics processor with workload distributing and dependency mechanisms and method for distributing workload
US5224023A (en) 1992-02-10 1993-06-29 Smith Gary W Foldable electronic assembly module
US5276817A (en) 1990-08-16 1994-01-04 Technosales Company Establishment System for splitting and connecting computer bus lines
US5293589A (en) 1989-04-19 1994-03-08 Force Computers Gmbh Circuit with predetermined delay for selectively relaying interrupt signals through a daisy-chain of linked modules upon removal of a module from a slot
US5523703A (en) 1993-09-17 1996-06-04 Fujitsu Limited Method and apparatus for controlling termination of current driven circuits
US5598580A (en) 1990-07-25 1997-01-28 International Business Machines Corporation High performance channel adapter having a pass through function
US5625169A (en) 1994-07-04 1997-04-29 Murata Manufacturing Co., Ltd. Electronic parts with an electrode pattern between two dielectric substrates
US5635761A (en) 1994-12-14 1997-06-03 International Business Machines, Inc. Internal resistor termination in multi-chip module environments
US5680297A (en) 1995-08-07 1997-10-21 Apple Computer, Inc. Connector interface including EMI filtering
US5751553A (en) * 1992-09-16 1998-05-12 Clayton; James E. Thin multichip module including a connector frame socket having first and second apertures
US5910885A (en) 1997-12-03 1999-06-08 White Electronic Designs Corporation Electronic stack module
US5910151A (en) 1997-12-31 1999-06-08 Adedokun; Emmanuel A. Instrument for cleaning the top of a tongue
US5943573A (en) 1997-01-17 1999-08-24 United Microelectronics Corp. Method of fabricating semiconductor read-only memory device
US5981870A (en) 1997-05-15 1999-11-09 Chrysler Corporation Flexible circuit board interconnect with strain relief
US6003121A (en) 1998-05-18 1999-12-14 Intel Corporation Single and multiple channel memory detection and sizing
US6005776A (en) 1998-01-05 1999-12-21 Intel Corporation Vertical connector based packaging solution for integrated circuits
US6142830A (en) 1998-03-06 2000-11-07 Siemens Aktiengesellschaft Signaling improvement using extended transmission lines on high speed DIMMS
US6172895B1 (en) 1999-12-14 2001-01-09 High Connector Density, Inc. High capacity memory module with built-in-high-speed bus terminations
US6243272B1 (en) 1999-06-18 2001-06-05 Intel Corporation Method and apparatus for interconnecting multiple devices on a circuit board
US6253332B1 (en) * 1998-12-02 2001-06-26 Sun Microsystems Apparatus for generating shifted down clock signals
US6357018B1 (en) * 1999-01-26 2002-03-12 Dell Usa, L.P. Method and apparatus for determining continuity and integrity of a RAMBUS channel in a computer system
US6392897B1 (en) 1998-03-06 2002-05-21 Mitsubishi Denki Kabushiki Kaisha Circuit module
US6404660B1 (en) 1999-12-23 2002-06-11 Rambus, Inc. Semiconductor package with a controlled impedance bus and method of forming same
US6442644B1 (en) * 1997-08-11 2002-08-27 Advanced Memory International, Inc. Memory system having synchronous-link DRAM (SLDRAM) devices and controller
US6530033B1 (en) * 1999-10-28 2003-03-04 Hewlett-Packard Company Radial arm memory bus for a high availability computer system
US20040066636A1 (en) 2000-05-10 2004-04-08 Kollipara Ravindranath T. Clock routing in multiple channel modules and bus systems
US6784526B1 (en) * 1998-01-19 2004-08-31 Fujitsu Limited Integrated circuit device module
JP2006158882A (en) 2004-12-10 2006-06-22 Kita Denshi Corp Inclination measuring apparatus for obstacle member
US20070254738A1 (en) 2006-04-27 2007-11-01 Nintendo Co., Ltd. Game apparatus and storage medium storing game program
WO2007143755A2 (en) 2006-06-09 2007-12-13 Mattel, Inc. Interactive dvd gaming systems
EP1947549A1 (en) 2007-01-19 2008-07-23 Nintendo Co., Limited Storage medium having acceleration data processing program stored thereon, storage medium having game program stored thereon, and acceleration data processing apparatus

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US680297A (en) * 1900-10-08 1901-08-13 Charles H Van Deusen Ironing-board.
US2904768A (en) * 1955-04-13 1959-09-15 Hughes Aircraft Co Circuit connector for printed circuit boards
GB2162362B (en) * 1984-07-26 1988-01-27 Gen Electric Co Plc Flexible electrical connectors
DE3707551A1 (en) * 1987-03-10 1988-09-22 Bayer Ag Substituted 1-arylpyrazoles
US5334962A (en) * 1987-09-18 1994-08-02 Q-Dot Inc. High-speed data supply pathway systems
US4998886A (en) * 1989-07-07 1991-03-12 Teledyne Kinetics High density stacking connector
US5051099A (en) 1990-01-10 1991-09-24 Amp Incorporated High speed card edge connector
US5104324A (en) * 1991-06-26 1992-04-14 Amp Incorporated Multichip module connector
US5186632A (en) * 1991-09-20 1993-02-16 International Business Machines Corporation Electronic device elastomeric mounting and interconnection technology
WO1995024729A3 (en) * 1994-03-11 1996-05-02 Panda Project Modular architecture for high bandwidth computers
US5536177A (en) * 1994-03-18 1996-07-16 The Whitaker Corporation Set of connectors for stacked circuit board array
CN1166893A (en) * 1994-11-30 1997-12-03 美国3M公司 Electrical connector assembly with interleaved multilayer structure and fabrication method
US5664968A (en) * 1996-03-29 1997-09-09 The Whitaker Corporation Connector assembly with shielded modules
US5903736A (en) * 1997-04-01 1999-05-11 Sun Microsystems, Inc. Method and apparatus for smooth inductive compensation of transmission bus capacitive parasitics
US5908333A (en) * 1997-07-21 1999-06-01 Rambus, Inc. Connector with integral transmission line bus
US5928036A (en) * 1997-10-30 1999-07-27 The Whitaker Corporation Dual row memory card connector
US5982654A (en) * 1998-07-20 1999-11-09 Micron Technology, Inc. System for connecting semiconductor devices
US6144576A (en) * 1998-08-19 2000-11-07 Intel Corporation Method and apparatus for implementing a serial memory architecture
US6404680B1 (en) * 1998-12-28 2002-06-11 Hyundai Electronics Industries Co., Ltd. Circuit to check overerasing of repair fuse cells
US6061263A (en) * 1998-12-29 2000-05-09 Intel Corporation Small outline rambus in-line memory module
US6086427A (en) * 1999-04-02 2000-07-11 Pcd Inc. Edge connector receiving module for bussing interconnections
US6362974B1 (en) * 2000-03-20 2002-03-26 Hewlett-Packard Company Stacked processor construction and a method for producing same
US6756874B2 (en) * 2000-03-21 2004-06-29 Bechtel Nevada Corporation Series transmission line transformer
US6381164B1 (en) * 2000-08-24 2002-04-30 High Connection Density, Inc. Low profile, high density memory system
US6924651B2 (en) * 2001-08-08 2005-08-02 Renesas Technology Corp. Printed board inspecting apparatus
US6930506B2 (en) * 2002-10-22 2005-08-16 International Business Machines Corporation Terminating resistor driver for high speed data communication

Patent Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4573120A (en) 1979-10-19 1986-02-25 Takeda Riken Co., Ltd. I/O Control system for data transmission and reception between central processor and I/O units
US4743868A (en) * 1985-04-03 1988-05-10 Nippondenso Co., Ltd. High frequency filter for electric instruments
US4709300A (en) * 1986-05-05 1987-11-24 Itt Gallium Arsenide Technology Center, A Division Of Itt Corporation Jumper for a semiconductor assembly
US5010515A (en) 1987-07-28 1991-04-23 Raster Technologies, Inc. Parallel graphics processor with workload distributing and dependency mechanisms and method for distributing workload
US5293589A (en) 1989-04-19 1994-03-08 Force Computers Gmbh Circuit with predetermined delay for selectively relaying interrupt signals through a daisy-chain of linked modules upon removal of a module from a slot
US5598580A (en) 1990-07-25 1997-01-28 International Business Machines Corporation High performance channel adapter having a pass through function
US5276817A (en) 1990-08-16 1994-01-04 Technosales Company Establishment System for splitting and connecting computer bus lines
US5224023A (en) 1992-02-10 1993-06-29 Smith Gary W Foldable electronic assembly module
US5751553A (en) * 1992-09-16 1998-05-12 Clayton; James E. Thin multichip module including a connector frame socket having first and second apertures
US5523703A (en) 1993-09-17 1996-06-04 Fujitsu Limited Method and apparatus for controlling termination of current driven circuits
US5625169A (en) 1994-07-04 1997-04-29 Murata Manufacturing Co., Ltd. Electronic parts with an electrode pattern between two dielectric substrates
US5635761A (en) 1994-12-14 1997-06-03 International Business Machines, Inc. Internal resistor termination in multi-chip module environments
US5680297A (en) 1995-08-07 1997-10-21 Apple Computer, Inc. Connector interface including EMI filtering
US5943573A (en) 1997-01-17 1999-08-24 United Microelectronics Corp. Method of fabricating semiconductor read-only memory device
US5981870A (en) 1997-05-15 1999-11-09 Chrysler Corporation Flexible circuit board interconnect with strain relief
US6442644B1 (en) * 1997-08-11 2002-08-27 Advanced Memory International, Inc. Memory system having synchronous-link DRAM (SLDRAM) devices and controller
US5910885A (en) 1997-12-03 1999-06-08 White Electronic Designs Corporation Electronic stack module
US5910151A (en) 1997-12-31 1999-06-08 Adedokun; Emmanuel A. Instrument for cleaning the top of a tongue
US6005776A (en) 1998-01-05 1999-12-21 Intel Corporation Vertical connector based packaging solution for integrated circuits
US6784526B1 (en) * 1998-01-19 2004-08-31 Fujitsu Limited Integrated circuit device module
US6142830A (en) 1998-03-06 2000-11-07 Siemens Aktiengesellschaft Signaling improvement using extended transmission lines on high speed DIMMS
US6392897B1 (en) 1998-03-06 2002-05-21 Mitsubishi Denki Kabushiki Kaisha Circuit module
US6003121A (en) 1998-05-18 1999-12-14 Intel Corporation Single and multiple channel memory detection and sizing
US6253332B1 (en) * 1998-12-02 2001-06-26 Sun Microsystems Apparatus for generating shifted down clock signals
US6357018B1 (en) * 1999-01-26 2002-03-12 Dell Usa, L.P. Method and apparatus for determining continuity and integrity of a RAMBUS channel in a computer system
US6243272B1 (en) 1999-06-18 2001-06-05 Intel Corporation Method and apparatus for interconnecting multiple devices on a circuit board
US6530033B1 (en) * 1999-10-28 2003-03-04 Hewlett-Packard Company Radial arm memory bus for a high availability computer system
US6172895B1 (en) 1999-12-14 2001-01-09 High Connector Density, Inc. High capacity memory module with built-in-high-speed bus terminations
US6404660B1 (en) 1999-12-23 2002-06-11 Rambus, Inc. Semiconductor package with a controlled impedance bus and method of forming same
US20040066636A1 (en) 2000-05-10 2004-04-08 Kollipara Ravindranath T. Clock routing in multiple channel modules and bus systems
US20040105240A1 (en) 2000-05-10 2004-06-03 Rambus Inc. Multiple channel modules and bus systems using same
US6765800B2 (en) 2000-05-10 2004-07-20 Rambus Inc. Multiple channel modules and bus systems using same
JP2006158882A (en) 2004-12-10 2006-06-22 Kita Denshi Corp Inclination measuring apparatus for obstacle member
US20070254738A1 (en) 2006-04-27 2007-11-01 Nintendo Co., Ltd. Game apparatus and storage medium storing game program
WO2007143755A2 (en) 2006-06-09 2007-12-13 Mattel, Inc. Interactive dvd gaming systems
EP1947549A1 (en) 2007-01-19 2008-07-23 Nintendo Co., Limited Storage medium having acceleration data processing program stored thereon, storage medium having game program stored thereon, and acceleration data processing apparatus

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
European Office Action for application No. 04 814 386.1-2415 dated Nov. 23, 2009, 8 pages.
European Search Report and Written Opinion for application No. 09167806.0 dated Aug. 4, 2010, 8 pages.
European Search Report for application No. 09167806.0 dated Nov. 23, 2009.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100097192A1 (en) * 2006-12-04 2010-04-22 David Alan Weston Back-door data synchronization for a multiple remote measurement system
US8564411B2 (en) * 2006-12-04 2013-10-22 Michelin Recherche Et Technique Back-door data synchronization for a multiple remote measurement system

Also Published As

Publication number Publication date Type
US6545875B1 (en) 2003-04-08 grant
US20070120575A1 (en) 2007-05-31 application
US6590781B2 (en) 2003-07-08 grant
US7170314B2 (en) 2007-01-30 grant
US20040066636A1 (en) 2004-04-08 application
US20010053069A1 (en) 2001-12-20 application
US20040105240A1 (en) 2004-06-03 application
US20050142950A1 (en) 2005-06-30 application
DE60139623D1 (en) 2009-10-01 grant
US6765800B2 (en) 2004-07-20 grant
US20030007337A1 (en) 2003-01-09 application
US6657871B2 (en) 2003-12-02 grant
US7027307B2 (en) 2006-04-11 grant
US20050254221A1 (en) 2005-11-17 application
US20120001670A1 (en) 2012-01-05 application
US6898085B2 (en) 2005-05-24 grant
US20010040796A1 (en) 2001-11-15 application
EP2136300A1 (en) 2009-12-23 application

Similar Documents

Publication Publication Date Title
US3312878A (en) High speed packaging of miniaturized circuit modules
US6026456A (en) System utilizing distributed on-chip termination
US6015300A (en) Electronic interconnection method and apparatus for minimizing propagation delays
US5530623A (en) High speed memory packaging scheme
US6392897B1 (en) Circuit module
US7089412B2 (en) Adaptive memory module
US6414868B1 (en) Memory expansion module including multiple memory banks and a bank control circuit
US5822551A (en) Passive backplane capable of being configured to a variable data path width corresponding to a data size of the pluggable CPU board
US6205532B1 (en) Apparatus and methods for connecting modules using remote switching
US6328572B1 (en) Motherboard with board having terminating resistance
US6266730B1 (en) High-frequency bus system
US6034878A (en) Source-clock-synchronized memory system and memory unit
US6805560B1 (en) Apparatus interconnecting circuit board and mezzanine card or cards
US6697888B1 (en) Buffering and interleaving data transfer between a chipset and memory modules
US6109929A (en) High speed stackable memory system and device
US6937494B2 (en) Memory module, memory chip, and memory system
US6142830A (en) Signaling improvement using extended transmission lines on high speed DIMMS
US5908333A (en) Connector with integral transmission line bus
US7023719B1 (en) Memory module having mirrored placement of DRAM integrated circuits upon a four-layer printed circuit board
US6913471B2 (en) Offset stackable pass-through signal connector
US6347039B1 (en) Memory module and memory module socket
US7014472B2 (en) System for making high-speed connections to board-mounted modules
US6266252B1 (en) Apparatus and method for terminating a computer memory bus
US6202110B1 (en) Memory cards with symmetrical pinout for back-to-back mounting in computer system
US6731514B2 (en) Stackable module

Legal Events

Date Code Title Description
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Expired due to failure to pay maintenance fee

Effective date: 20151101