US7995980B2 - Automatic gain control apparatus and method - Google Patents
Automatic gain control apparatus and method Download PDFInfo
- Publication number
- US7995980B2 US7995980B2 US12/420,059 US42005909A US7995980B2 US 7995980 B2 US7995980 B2 US 7995980B2 US 42005909 A US42005909 A US 42005909A US 7995980 B2 US7995980 B2 US 7995980B2
- Authority
- US
- United States
- Prior art keywords
- frequency amplifier
- gain
- detection signal
- counting
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
- 238000000034 method Methods 0.000 title claims description 18
- 238000001514 detection method Methods 0.000 claims abstract description 77
- 230000007423 decrease Effects 0.000 claims description 22
- 238000010586 diagram Methods 0.000 description 13
- 238000010897 surface acoustic wave method Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000000368 destabilizing effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000035484 reaction time Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
- H03G3/3068—Circuits generating control signals for both R.F. and I.F. stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
- H03G3/3078—Circuits generating control signals for digitally modulated signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
Definitions
- the present invention relates to an automatic gain control apparatus and the related gain control method, and more particularly to a low cost automatic gain control apparatus.
- FIG. 1 is a diagram illustrating a conventional radio signal receiving module 100 , such as a digital television receiver.
- the radio signal receiving module 100 comprises an antenna 102 , a radio frequency amplifier 104 , a mixer 106 , a SAW (Surface Acoustic Wave) filter 108 , an intermediate frequency amplifier 110 , an ADC (Analog-to-digital converter) 112 , and a AGC (Automatic gain control) apparatus 114 .
- the radio signal receiving module 100 is utilized to receive a radio signal Sr and output a corresponding digital signal Sd to a demodulator 116 .
- the AGC apparatus 114 is utilized for detecting a power of the digital signal Sd and for adjusting a gain of the radio frequency amplifier 104 and the intermediate frequency amplifier 110 . Since the configuration of the radio signal receiving module 100 is a feedback control configuration, the stability issue can be a critical problem of the radio signal receiving module 100 . In other words, the radio signal receiving module 100 should not be influenced by the channel noise. In addition, the co-operation between the radio frequency amplifier 104 and the intermediate frequency amplifier 110 should be inter-influenced to further stabilize the radio signal receiving module 100 . When the power of the radio signal Sr is varied, the AGC apparatus 114 adjusts the gain of the radio frequency amplifier 104 in order to keep the output of the radio frequency amplifier 104 falling within an appropriate range, as well as the intermediate frequency amplifier 110 .
- the reaction time of the AGC apparatus 114 to adjust the gains of the radio frequency amplifier 104 and the intermediate frequency amplifier 110 is another critical problem of the radio signal receiving module 100 .
- the cost, i.e., the device size, of the radio signal receiving module 100 is also a main consideration in designing the radio signal receiving module 100 .
- the AGC apparatus 114 of the radio signal receiving module 100 adjusts the gain of the radio frequency amplifier 104 and the intermediate frequency amplifier 110 by a digital signal power detector, such as a peak detector, which may occupy a large area. Furthermore, the AGC apparatus 114 may have a non-obvious take-over-point (TOP) to result in destabilizing the radio signal receiving module 100 . In other words, the AGC apparatus 114 may adjust both the radio frequency amplifier 104 and the intermediate frequency amplifier 110 at the same time due to the non-obvious take-over-point (TOP), which may destabilize the radio signal receiving module 100 . Therefore, providing a low cost and efficient take-over-point (TOP) AGC apparatus for a radio signal receiving module is a significant concern in the digital television industry field.
- TOP non-obvious take-over-point
- One of the objectives of the present invention is to provide a low cost gain control circuit and the related gain control method.
- an automatic gain control (AGC) apparatus for controlling a radio frequency amplifier and an intermediate frequency amplifier.
- the gain control apparatus comprises a first comparing module, a counting module, a second comparing module, and a control module.
- the first comparing module compares an input signal with a first threshold level and a second threshold level to generate a first compared output signal and a second compared output signal respectively.
- the counting module is coupled to the first comparing module for performing a first counting operation upon the first compared output signal to generate a first counting number, and performing a second counting operation upon the second compared output signal to generate a second counting number.
- the second comparing module is coupled to the counting module for comparing the first counting number with a first threshold number to generate a first detection signal, and comparing the second counting number with a second threshold number to generate a second detection signal.
- the control module is coupled to the second comparing module, the radio frequency amplifier and intermediate frequency amplifier for selectively controlling the gain of the radio frequency amplifier or intermediate frequency amplifier according to the first detection signal and the second detection signal.
- a gain control method for controlling a radio frequency amplifier and an intermediate frequency amplifier.
- the gain control method comprises the following steps: comparing an input signal with a first threshold level and a second threshold level to generate a first compared output signal and a second compared output signal respectively; performing a first counting operation upon the first compared output signal to generate a first counting number and a second counting operation upon the second compared output signal to generate a second counting number; comparing the first counting number with a first threshold number to generate a first detection signal and the second counting number with a second threshold number to generate a second detection signal; and controlling the gain of the radio frequency amplifier or the intermediate frequency amplifier according to the first detection signal and the second detection signal.
- FIG. 1 is a diagram illustrating a conventional radio signal receiving module.
- FIG. 2 is a diagram illustrating an AGC apparatus according to an embodiment of the present invention.
- FIG. 3 is a timing diagram illustrating of the input signal as shown in FIG. 2 .
- FIG. 4 is a state diagram of the control module in the AGC apparatus as shown in FIG. 2 .
- FIG. 5 is a diagram illustrating the take-over-point (TOP) between the first operating device and the second operating device controlled by the AGC apparatus of the present invention.
- TOP take-over-point
- FIG. 6 is a flowchart illustrating a gain control method according to an embodiment of the present invention.
- FIG. 2 is a diagram illustrating an AGC apparatus 200 according to an embodiment of the present invention.
- a first operating device which is a radio frequency amplifier
- a second operating device which is an intermediate frequency amplifier
- the AGC apparatus 200 only adjusts the gain of the radio frequency amplifier or the intermediate frequency amplifier at a time.
- the AGC apparatus 200 comprises a first comparing module 202 , a counting module 204 , a second comparing module 206 , a control module 208 , and a timer module 210 .
- the first comparing module 202 compares an input signal Sin with a first threshold level ATCK_Bound and a second threshold level RELS_Bound to generate a first compared output signal Sc 1 and a second compared output signal Sc 2 respectively.
- the input signal Sin is digitized in this embodiment.
- the counting module 204 is coupled to the first comparing module 202 for performing a counting operation upon the first compared output signal Sc 1 and the second compared output signal Sc 2 to generate a first counting number N 1 and a second counting number N 2 respectively.
- the second comparing module 206 is coupled to the counting module 204 for comparing the first counting number N 1 with a first threshold number ATCK_Thd to generate a first detection signal ATCK_Happen, and comparing the second counting number N 2 with a second threshold number RELS_Thd to generate a second detection signal RELS_Happen.
- the control module 208 is coupled to the second comparing module 206 , the first operating device and the second operating device for controlling the gain of the first operating device and the second operating device according to the first detection signal ATCK_Happen and the second detection signal RELS_Happen.
- the timer module 210 is coupled to the second comparing module 206 and the counting module 204 for counting a first predetermined period of time T 1 and a second predetermined period of time T 2 , wherein the second comparing module 206 outputs the first detection signal ATCK_Happen and the first counting number N 1 is reset, when the first predetermined period of time T 1 counted by the timer module 210 expires, and the second comparing module 206 outputs the second detection signal RELS_Happen and the second counting number N 2 is reset, when the second predetermined period of time T 2 counted by the timer module 210 expires.
- the first comparing module 202 comprises a first comparator 2022 and a second comparator 2024 .
- the first comparator 2022 compares the input signal Sin with the first threshold level ATCK_Bound for generating the first compared output signal Sc 1 .
- the second comparator 2024 compares the input signal Sin with the second threshold level RELS_Bound for generating the second compared output signal Sc 2 .
- the timer module 210 comprises a first timer 2102 and a second timer 2104 .
- the first timer 2102 counts the first predetermined period of time T 1 and the second timer 2104 counts the second predetermined period of time T 2 .
- the counting module 204 comprises a first counter 2042 and a second counter 2044 .
- the first counter 2042 comprises a first input terminal M 1 to receive the first compared output signal Sc 1 , and an output terminal M 3 to output the first counting number N 1 .
- the second counter 2044 comprises a first input terminal M 4 to receive the second compared output signal Sc 2 , and an output terminal M 6 to output the second counting number N 2 .
- the first counter 2042 and the second counter 2044 act on counting or resetting according to the first timer 2102 and the second timer 2104 respectively.
- the second comparing module 206 comprises a third comparator 2062 , a first NAND gate 2064 , a fourth comparator 2066 , and a second NAND gate 2068 .
- the third comparator 2062 compares the first counting number N 1 with the first threshold number ATCK_Thd for generating a third compared output signal Sc 3 to the first NAND gate 2064 .
- the first NAND gate 2064 further generates the second detection signal RELS_Happen according to the first timer 2102 and the third compared output signal Sc 3 .
- the fourth comparator 2066 compares the second counting number N 2 with the second threshold number RELS_Thd for generating a fourth compared output signal Sc 4 to the second NAND gate 2068 .
- the second NAND gate 2068 generates the first detection signal ATCK_Happen according to the second timer 2104 and the fourth compared output signal Sc 4 .
- the AGC apparatus 200 further comprises an absolute value extracting unit 212 coupled to the first comparing module 202 .
- the term “unit” is used to denote a circuit, a piece of program, or their combination.
- the absolute value extracting unit 212 is utilized for extracting the magnitude of a signed digital signal Sind and generating the input signal Sin with positive amplitude level, in which the absolute value extracting unit 212 comprises an input terminal for receiving the signed digital signal Sind, and an output terminal for outputting the input signal Sin to the first comparing module 202 .
- the signed digital signal Sind is an amplitude modulation (AM) signal. Therefore, when the AGC apparatus 200 receives the input signed digital Sind, the first timer 2102 starts the first counter 2042 and to count the first predetermined period of time T 1 . In the first predetermined period of time T 1 , if the magnitude of the input signal Sin is higher than the first threshold level ATCK_Bound, the first comparator 2022 outputs the first compared output signal Sc 1 to the first counter 2042 . Then, the first counter 2042 counts the occurrence of the first compared output signal Sc 1 . That is, each time the first comparator 2022 outputs the first compared output signal Sc 1 , the first counter 2042 increases the first counting number N 1 by one.
- AM amplitude modulation
- the third comparator 2062 compares the first counting number N 1 with the first threshold number ATCK_Thd. Once the first counting number N 1 is larger than the first threshold number ATCK_Thd in the first predetermined period of time T 1 , the third comparator 2062 outputs the third compared output signal Sc 3 to the first NAND gate 2064 . In other words, the third compared output signal Sc 3 is a high level signal in this embodiment.
- the first timer 2102 sends a high level signal to the first NAND gate 2064 and the first counter 2042 so as to output the first detection signal ATCK_Happen and reset the first counter 2042 for the next first predetermined period of time T 1 respectively.
- the first NAND gate 2064 outputs the first detection signal ATCK_Happen to the control module 208 to decrease, which is the so called attack, the gain of the first/second operating device.
- the second timer 2104 starts the second counter 2044 and to count the second predetermined period of time T 2 .
- the second predetermined period of time T 2 if the magnitude of the input signal Sin is smaller than the second threshold level RELS_Bound, the second comparator 2024 outputs the second compared output signal Sc 2 to the second counter 2044 . Then, the second counter 2044 counts the occurrence of the second compared output signal Sc 2 . That is, each time the second comparator 2024 outputs the second compared output signal Sc 2 , the second counter 2044 increases the second counting number N 2 by one. Meanwhile, the fourth comparator 2066 compares the second counting number N 2 with the second threshold number RELS_Thd.
- the fourth comparator 2066 outputs a fourth compared output signal Sc 4 to the second NAND gate 2068 .
- the fourth compared output signal Sc 4 is a high level signal in this embodiment.
- the second timer 2104 sends a high level signal to the second NAND gate 2068 and the second counter 2044 so as to output the second detection signal RELS_Happen and reset the second counter 2044 for the next second determined period of time T 2 respectively.
- the second NAND gate 2068 outputs the second detection signal RELS_Happen to the control module 208 to increase, which is the so called release, the gain of the first/second operating device.
- FIG. 3 is a timing diagram illustrating of the input signal Sin as shown in FIG. 2 , in which the X-axis represents the time T and the Y-axis represents the signal in magnitude.
- the first counter 2042 counts the first compared output signal Sc 1 for the first counting number N 1 ; when the magnitude of the input signal Sin is smaller than the second threshold level RELS_Bound, the second counter 2044 counts the second compared output signal Sc 2 for the second counting number N 2 .
- FIG. 4 is a state diagram of the control module 208 in the AGC apparatus 200 as shown in FIG. 2 .
- the state diagram comprises five states, which are the states of idle 402 , release 404 , aggressive release 406 , attack 408 , and hold 410 .
- the description related to FIG. 4 is illustrated by the controlling between the first operating device and the control module 208 .
- the control module 208 controls the first/second operating device to enter the state of release 404 from the state of idle 402 when the second detection signal RELS_Happen is asserted. In the state of release 404 , the control module 208 controls the first/second operating device to enter the state of aggressive release 406 if the second detection signal RELS_Happen is asserted again, or the control module 208 controls the first/second operating device to enter the state of attack 408 if the first detection signal ATCK_Happen is asserted. The control module 208 controls the first/second operating device to go back to the state of idle 402 from the state of release 404 if the first detection signal ATCK_Happen and the second detection signal RELS_Happen are not asserted.
- the control module 208 controls the first/second operating device to re-enter the state of aggressive release 406 if the second detection signal RELS_Happen is asserted again, or the control module 208 controls the first/second operating device to enter the state of attack 408 if the first detection signal ATCK_Happen is asserted.
- the control module 208 controls the first/second operating device to go back to the state of release 404 from the state of the aggressive release 406 if the first detection signal ATCK_Happen and the second detection signal RELS_Happen are not asserted.
- the control module 208 controls the first/second operating device to enter the state of attack 408 from the state of idle 402 when the first detection signal ATCK_Happen is asserted. In the state of attack 408 , the control module 208 controls the first/second operating device to re-enter the state of attack 408 if the first detection signal ATCK_Happen is asserted again, or the control module 208 controls the first/second operating device to enter the state of hold 410 from the state of attack 408 if the first detection signal ATCK_Happen is not asserted.
- the control module 208 controls the first/second operating device to go back to the state of attack 408 if the first detection signal ATCK_Happen is asserted, or enter the state of aggressive release 406 if the second detection signal RELS_Happen is asserted.
- the control module 208 controls the first/second operating device to enter the state of idle 402 from the state of hold 410 if the first detection signal ATCK_Happen and the second detection signal RELS_Happen are not asserted.
- the control module 208 controls the first/second operating device to re-enter the state of ideal 402 if the first detection signal ATCK_Happen and the second detection signal RELS_Happen are not asserted.
- the state diagram further comprises a state of aggressive attack.
- the control module 208 controls the first/second operating device to enter the state of aggressive attack if the first detection signal ATCK_Happen is asserted again.
- the control module 208 controls the first/second operating device to re-enter the state of aggressive attack if the first detection signal ATCK_Happen is asserted again, or the control module 208 controls the first/second operating device to enter the state of attack 408 if the first detection signal ATCK_Happen is not asserted.
- the control module 208 when the first detection signal ATCK_Happen is first asserted, the control module 208 sends a control signal to decrease the gain of the first/second operating device by a first gain decrease rate, and when consecutive first detection signals are asserted, to decrease the gain of the first/second operating device by the first gain decrease rate (the state of attack 408 ). In another embodiment, when consecutive first detection signals are asserted, to decrease the gain of the first/second operating device by a second gain decrease rate (the state of aggressive attack), in which the second gain increase rate is greater than the first gain increase rate.
- the control module 208 sends the gain control signal to increase the gain of the first/second operating device by a first gain increase rate (the state of release 404 ), and when consecutive second detection signals are asserted, to increase the gain of the first/second operating device by a second gain increase rate (the state of aggressive release 406 ), in which the second gain increase rate is greater than the first gain increase rate.
- FIG. 5 is a diagram illustrating the take-over-point (TOP) between the first operating device and the second operating device controlled by the AGC apparatus 200 of the present invention, in which the X-axis represents the power/magnitude of the input signal Sin, and the Y-axis represents the control voltage.
- the control mode 208 outputs control voltages for adjusting the gain of the first operating device and the second operating device.
- the curve 502 is the control voltage of the second operating device and the curve 504 is the control voltage of the first operating device. Since the first operating device and the second operating device are controlled by the same AGC apparatus 200 , thus the operating range of the first operating device and the second operating device can be separated by take-over-point (TOP) clearly.
- the power/magnitude that is smaller than the take-over-point (TOP) is controlled by the second operating device, which is represented by the curve 502
- the power/amplitude that is larger than the take-over-point (TOP) is controlled by the first operating device, which is represented by the curve 504 .
- the AGC apparatus 200 sets the control voltage of the first operating device as a value B 1 and the control voltage of the second operating device as a value A 2 . Then the AGC apparatus 200 adjusts the gain of the second operating device according to the first/second detection signal ATCK_Happen/RELS_Happen.
- the AGC apparatus 200 varies the control voltage of the second operating device to adjust corresponding gain according to the first/second detection signal ATCK_Happen/RELS_Happen, and holds the control voltage of the first operating device as the value B 1 .
- the AGC apparatus in the state X 2 , may set the control voltage of the first operating device as a value B 2 and the control voltage of the second operating device as a value A 3 . Then the AGC apparatus 200 adjusts the gain of the first operating device according to the first/second detection signal ATCK_Happen/RELS_Happen.
- FIG. 6 is a flowchart illustrating a gain control method 600 according to an embodiment of the present invention.
- the disclosure of the gain control method 600 is described in conjunction with the AGC apparatus 200 as shown in FIG. 2 . Provided that substantially the same result is achieved, the steps of the flowchart shown in FIG. 6 need not be in the exact order shown and need not be contiguous, that is, other steps can be intermediate.
- the gain control method 600 comprises the following steps:
- Step 602 Receiving the input signal Sin
- Step 604 comparing the input signal Sin with the first threshold level ACTK_Bound and the second threshold level RELS_Bound to generate the first compared output signal Sc 1 and the second compared output signal Sc 2 respectively, go to step 606 and step 616 ;
- Step 606 counting the first predetermined period of time T 1 ;
- Step 608 counting the occurrence of the first compared output signal Sc 1 to generate the first counting number N 1 ;
- Step 610 determining if the first predetermined period of time T 1 is expired; if yes, go to step 612 , if no, go to step 608 ;
- Step 612 determining if the first counting number N 1 is larger than the first threshold number ATCK_Thd; if yes go to step 614 , if no go to step 602 ;
- Step 614 outputting the first detection signal ATCK_Happen to decrease the gain of the operating device
- Step 616 counting the second predetermined period of time T 2 ;
- Step 618 counting the occurrence of the second compared output signal Sc 2 to generate the second counting number N 2 ;
- Step 620 determining if the second predetermined period of time T 2 is expired; if yes, go to step 622 , if no, go to step 618 ;
- Step 622 determining if the second counting number N 2 is larger than the second threshold number RELS_Thd; if yes go to step 624 , if no go to step 602 ;
- Step 624 outputting the second detection signal RELS_Happen to increase the gain of the operating device.
- the steps 602 ⁇ 624 of the gain control method 600 can be implemented by the elements of the AGC apparatus 200 as shown in FIG. 2 , and the operation of the AGC apparatus 200 was clearly described in above paragraph, and those skilled in this art will readily understand the operation of the gain control method 600 after reading the above mentioned disclosure, thus the detail is omitted here for brevity.
- the AGC apparatus 200 of the present invention is mainly comprised of comparators and counters, which greatly reduces the size of the AGC apparatus 200 . Furthermore, since the first operating device and the second operating device are controlled by the same AGC apparatus 200 , thus the operating range of the first operating device and the second operating device can be separated clearly.
Landscapes
- Control Of Amplification And Gain Control (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
Description
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/420,059 US7995980B2 (en) | 2009-04-08 | 2009-04-08 | Automatic gain control apparatus and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/420,059 US7995980B2 (en) | 2009-04-08 | 2009-04-08 | Automatic gain control apparatus and method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100261447A1 US20100261447A1 (en) | 2010-10-14 |
US7995980B2 true US7995980B2 (en) | 2011-08-09 |
Family
ID=42934786
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/420,059 Expired - Fee Related US7995980B2 (en) | 2009-04-08 | 2009-04-08 | Automatic gain control apparatus and method |
Country Status (1)
Country | Link |
---|---|
US (1) | US7995980B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120086866A1 (en) * | 2006-12-06 | 2012-04-12 | Vimicro Corporation | Hybrid architecture of tv receiving devices |
US11804811B2 (en) | 2021-04-29 | 2023-10-31 | Silicon Laboratories Inc. | Apparatus for determining when an automatic gain control circuit has settled |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140122756A1 (en) * | 2012-10-30 | 2014-05-01 | Anayas360.Com, Llc | Address based serial communication interface for control and monitoring of system-on-chip implementations |
WO2015036014A1 (en) * | 2013-09-10 | 2015-03-19 | Telefonaktiebolaget L M Ericsson (Publ) | Dynamic dagc update rate |
US10230345B1 (en) * | 2017-08-31 | 2019-03-12 | Silicon Laboratories Inc. | System, apparatus and method for performing automatic gain control in a receiver for short range wireless communications |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4910797A (en) * | 1987-03-02 | 1990-03-20 | Samsung Electronics Co., Ltd. | Automatic Gain control system |
US5051707A (en) * | 1988-01-19 | 1991-09-24 | Nec Corporation | Gain control circuit for amplifier having stepwise variable gain |
US5117201A (en) * | 1990-03-23 | 1992-05-26 | Deutsche Itt Industries Gmbh | Automatic gain control apparatus for digital variable-gain amplifier |
US5955925A (en) * | 1997-05-19 | 1999-09-21 | Fujitsu Limited | Digital AGC circuit |
US6771719B1 (en) * | 1999-02-22 | 2004-08-03 | Kabushiki Kaisha Toshiba | Automatic gain control method and its system |
US6862327B2 (en) * | 2000-07-11 | 2005-03-01 | Koninklijke Philips Electronics N.V. | AGC circuit |
US7277510B1 (en) * | 2001-05-16 | 2007-10-02 | Maxim Integrated Products, Inc. | Adaptation algorithm based on signal statistics for automatic gain control |
US7292649B2 (en) * | 2002-02-21 | 2007-11-06 | Analog Devices, Inc. | 3G radio |
US7321394B1 (en) * | 2000-09-29 | 2008-01-22 | Lucid, Inc. | Automatic gain control for a confocal imaging system |
US7456690B2 (en) * | 2005-05-23 | 2008-11-25 | Broadcom Corporation | Automatic gain control using multi-comparators |
US7515891B2 (en) * | 2002-03-25 | 2009-04-07 | Broadcom Corporation | Programmable gain amplifier (PGA) with AGC in receiver section |
US7589657B2 (en) * | 2006-07-14 | 2009-09-15 | O2Micro International Ltd. | Analog to digital converter with interference rejection capability |
US7933369B2 (en) * | 2005-12-08 | 2011-04-26 | Electronics And Telecommunications Research Institute | Apparatus for automatic gain control and wireless receiver employing the same |
-
2009
- 2009-04-08 US US12/420,059 patent/US7995980B2/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4910797A (en) * | 1987-03-02 | 1990-03-20 | Samsung Electronics Co., Ltd. | Automatic Gain control system |
US5051707A (en) * | 1988-01-19 | 1991-09-24 | Nec Corporation | Gain control circuit for amplifier having stepwise variable gain |
US5117201A (en) * | 1990-03-23 | 1992-05-26 | Deutsche Itt Industries Gmbh | Automatic gain control apparatus for digital variable-gain amplifier |
US5955925A (en) * | 1997-05-19 | 1999-09-21 | Fujitsu Limited | Digital AGC circuit |
US6771719B1 (en) * | 1999-02-22 | 2004-08-03 | Kabushiki Kaisha Toshiba | Automatic gain control method and its system |
US6862327B2 (en) * | 2000-07-11 | 2005-03-01 | Koninklijke Philips Electronics N.V. | AGC circuit |
US7321394B1 (en) * | 2000-09-29 | 2008-01-22 | Lucid, Inc. | Automatic gain control for a confocal imaging system |
US7277510B1 (en) * | 2001-05-16 | 2007-10-02 | Maxim Integrated Products, Inc. | Adaptation algorithm based on signal statistics for automatic gain control |
US7292649B2 (en) * | 2002-02-21 | 2007-11-06 | Analog Devices, Inc. | 3G radio |
US7515891B2 (en) * | 2002-03-25 | 2009-04-07 | Broadcom Corporation | Programmable gain amplifier (PGA) with AGC in receiver section |
US7456690B2 (en) * | 2005-05-23 | 2008-11-25 | Broadcom Corporation | Automatic gain control using multi-comparators |
US7933369B2 (en) * | 2005-12-08 | 2011-04-26 | Electronics And Telecommunications Research Institute | Apparatus for automatic gain control and wireless receiver employing the same |
US7589657B2 (en) * | 2006-07-14 | 2009-09-15 | O2Micro International Ltd. | Analog to digital converter with interference rejection capability |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120086866A1 (en) * | 2006-12-06 | 2012-04-12 | Vimicro Corporation | Hybrid architecture of tv receiving devices |
US8212940B2 (en) * | 2006-12-06 | 2012-07-03 | Dave Xiao Dong Yang | Hybrid architecture of TV receiving devices |
US11804811B2 (en) | 2021-04-29 | 2023-10-31 | Silicon Laboratories Inc. | Apparatus for determining when an automatic gain control circuit has settled |
Also Published As
Publication number | Publication date |
---|---|
US20100261447A1 (en) | 2010-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7498882B2 (en) | Signaling system with low-power automatic gain control | |
US7995980B2 (en) | Automatic gain control apparatus and method | |
US7756499B2 (en) | Receiver and amplification-gain controlling device thereof | |
US9831902B2 (en) | Bluetooth smart signal receiving method and device using improved automatic gain control | |
WO2011074193A1 (en) | Automatic gain control device and electronic apparatus | |
TW201208262A (en) | Automatic gain control system with dual-RSSI interference detection for optimization of sensitivity and adjacent channel rejection performance of RF receivers | |
US8169546B2 (en) | Technique for tuner automatic gain control circuit for mobile television applications | |
US8050643B1 (en) | RF-AGC scheme insensitive to channel interference and deep fading | |
US8041322B2 (en) | RF receiver device | |
CN107919859B (en) | Automatic Gain Control (AGC) circuit and method for controlling amplifier gain based on the duration of an overload condition | |
US6664840B2 (en) | Offset calibration system and method for a high gain signal channel | |
WO2011151860A1 (en) | Digital broadcast receiver | |
TWI411240B (en) | Automatic gain control apparatus and method | |
US9548777B2 (en) | Reception device and reception method | |
JP2007292613A (en) | Circuit for receiving standard electric wave | |
KR101289379B1 (en) | Automatic gain control apparatus with improved cross-modulation and method thereof | |
EP2670051A2 (en) | Signal processing apparatus, system and method for automatic gain control using the same | |
KR20150045427A (en) | Reception device and reception method | |
JP2005192060A (en) | Automatic gain control apparatus | |
JP4314475B2 (en) | IC for receiver | |
EP2950454A1 (en) | Receiving device and control method for receiving device | |
JP2010258995A (en) | Diversity-receiving device | |
JP2003283358A (en) | Semiconductor device and receiver using the semiconductor device | |
WO2011065142A1 (en) | Reception device and gain control method | |
JP2007292614A (en) | Device for receiving standard electric wave |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HIMAX MEDIA SOLUTIONS, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LU, SHIH-CHUAN;REEL/FRAME:022517/0791 Effective date: 20090309 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: HIMAX TECHNOLOGIES LIMITED, TAIWAN Free format text: MERGER;ASSIGNOR:HIMAX MEDIA SOLUTIONS, INC.;REEL/FRAME:060501/0001 Effective date: 20220503 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20230809 |