US7949817B1 - Adaptive bus profiler - Google Patents
Adaptive bus profiler Download PDFInfo
- Publication number
- US7949817B1 US7949817B1 US12/182,014 US18201408A US7949817B1 US 7949817 B1 US7949817 B1 US 7949817B1 US 18201408 A US18201408 A US 18201408A US 7949817 B1 US7949817 B1 US 7949817B1
- Authority
- US
- United States
- Prior art keywords
- bus
- adaptive
- adaptive bus
- profile
- width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3253—Power saving in bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- SoC System-on-chip
- SoC System-on-chip
- a microprocessor, memory, input-output (I/O) logic control, communication interfaces and components, other hardware, firmware, and/or software needed to run an entire device can be integrated within an SoC.
- the components of an SoC can be coupled with a data bus for data communication between the components.
- the data bus is designed for an SoC implementation, and the bandwidth configuration is a set design (e.g., a data bit width of 16 bits, 32 bits, 64 bits, etc. for the data bus) to handle the data traffic for a particular device in the SoC.
- the bus width may be selected to conserve device power which may then impact device performance.
- the bus width of a data bus in an SoC may be increased for performance at the expense of power consumption.
- a method is implemented to monitor data traffic that is communicated on an adaptive bus, and to determine projected data traffic that is scheduled for communication via the adaptive bus.
- An adaptive bus profile is determined based on the data traffic and the projected data traffic.
- the data traffic on the adaptive bus is then suspended to reconfigure a bus width of the adaptive bus based on the adaptive bus profile.
- an adaptive bus profile system includes a bus profile service, a state machine, and an adaptive bus implemented to communicate data traffic.
- the bus profile service can monitor the data traffic when communicated on the adaptive bus; determine projected data traffic that is scheduled for communication via the adaptive bus; and determine an adaptive bus profile based on the data traffic and the projected data traffic.
- the state machine can suspend the data traffic when communicated on the adaptive bus to reconfigure a bus width of the adaptive bus based on the adaptive bus profile.
- computer-readable media comprises computer-executable instructions that, when executed, implement a bus profile service to monitor data traffic that is communicated on an adaptive bus; determine projected data traffic that is scheduled for communication via the adaptive bus; determine an adaptive bus profile based on the data traffic and the projected data traffic; and initiate reconfiguring a bus width of the adaptive bus based on the adaptive bus profile.
- FIG. 1 illustrates an example system-on-chip (SoC) as an environment in which embodiments of an adaptive bus profiler can be implemented.
- SoC system-on-chip
- FIG. 2 illustrates an example bus profile system in which embodiments of an adaptive bus profiler can be implemented.
- FIGS. 3-5 illustrate example methods of an adaptive bus profiler in accordance with one or more embodiments.
- FIG. 6 illustrates various components of an example device that can implement embodiments of an adaptive bus profiler.
- Embodiments of an adaptive bus profiler provide that a system-on-chip (SoC) can be designed and implemented with an adaptive bus that can be configured to conserve power in a consumer electronic device, such as a cell phone, media player, digital camera, and the like.
- the adaptive bus can be implemented to couple the components of an SoC for data communication between the components, and can have a variable bus width configuration (e.g., a width of 16 bits, 32 bits, 64 bits, 128 bits, etc.).
- the bus width can be dynamically configured to handle the data traffic for a particular device in the SoC. For example, the bus width can be decreased when data traffic is light such that an operating frequency and operating voltage are reduced, thereby reducing power consumption and conserving battery power in a portable electronic device. Alternatively, if the data traffic increases, the bus width can be increased for performance and data throughput.
- FIG. 1 illustrates an example system-on-chip (SoC) 100 which can implement various embodiments of an adaptive bus profiler in any type of consumer electronic device.
- SoC can be implemented in any type of fixed or mobile device, such as any one or combination of a media device, computer device, telephone (e.g., cellular, VoIP, WiFi, etc.), high definition television (HDTV), television set-top box, appliance device, gaming device, electronic device, digital camera, GPS navigation device, vehicle, workstation, access point, and/or in any other type of device.
- a device implemented with SoC 100 may also be implemented with any number and combination of differing components as further described with reference to the example device shown in FIG. 6 .
- the SoC 100 includes various components such as an input-output (I/O) logic control 102 (e.g., to include electronic circuitry, generally) and a microprocessor 104 (e.g., any of a microcontroller, digital signal processor, etc.).
- the SoC 100 also includes a memory 106 which may be any type of random access memory (RAM), a low-latency nonvolatile memory such as flash memory, read only memory (ROM), and/or other suitable electronic data storage.
- the SoC 100 may also include various firmware and/or software, such as an operating system 108 which can be computer-executable instructions maintained by memory 106 and executed by microprocessor 104 .
- the SoC 100 may also include other various communication interfaces and components, wireless LAN (WLAN) components, other hardware, firmware, and/or software.
- WLAN wireless LAN
- the SoC 100 includes a bus profile system 110 which can implement various embodiments of adaptive bus profiler.
- the bus profile system 110 includes an adaptive bus 112 (also referred to as an “adaptive data bus”), an associated state machine 114 , and a bus profile service 116 .
- the adaptive bus 112 can be any type of data bus, such as an I/O bus or memory bus, that couples the various components of SoC 100 for data communication between the components, and that has a configurable bus width for data transfer.
- the adaptive bus 112 can be implemented as any one or combination of different bus structures, such as a memory bus or memory controller, an advanced system bus, a peripheral bus, a universal serial bus, and/or a processor or local bus that utilizes any of a variety of bus architectures.
- a bus width of the adaptive bus 112 can be configurable based on both current data traffic and projected data traffic between the components of SoC 100 and/or in a particular device in which the SoC is implemented. Depending on the performance requirements for the current and projected data traffic, the bus width can be increased or decreased to any one of several data widths (e.g., 16 bits, 32 bits, 64 bits, 128 bits, etc.) as applicable. For light data traffic, the bus width can be decreased, thereby reducing power consumption and conserving battery power in a portable electronic device. If the current and projected data traffic increases, the bus width can be increased to meet the performance requirements of the data transactions.
- the bus width of the adaptive bus 112 can be dynamically adjusted based on the current and projected data traffic.
- the state machine 114 of the bus profile system 110 in the SoC 100 maintains the operating state of the adaptive bus 112 , such as with configuration registers, and controls the operational configuration of the adaptive bus.
- the state machine 114 can be implemented to reconfigure the adaptive bus width, operating frequency, and/or operating voltage to balance performance and data throughput requirements with the power saving needs of a device in which the SoC 100 is implemented.
- the state machine 114 can control, or otherwise activate and/or disable, data lines of the adaptive bus 112 with tri-state control circuit logic.
- the bus profile service 116 in the SoC 100 may be implemented as computer-executable instructions maintained by memory 106 and executed by microprocessor 104 to implement various embodiments and/or features of an adaptive bus profiler.
- the bus profile service 116 as well as other functionality described to implement embodiments of an adaptive bus profiler, can also be provided as a service apart from the SoC 100 .
- the bus profile service 116 may be implemented as any one or combination of hardware, firmware, or fixed logic circuitry that is implemented in connection with the I/O logic control 102 and/or other signal processing and control circuits of the SoC 100 .
- the bus profile service 116 can be implemented to monitor the current data traffic when communicated on the adaptive bus 112 , and determine the projected data traffic that is scheduled for communication via the adaptive bus.
- the bus profile service 116 can also determine an adaptive bus profile based on a quantity of the current data traffic and the projected data traffic.
- the bus profile service 116 can then initiate dynamically configuring the adaptive bus 112 based on the current and projected data traffic activity and performance requirements.
- the bus profile service 116 can initiate adjustments of the adaptive bus parameters to reconfigure the data bus, such as an increase or decrease in the data bus width, an increase or decrease of the operating frequency, and/or an increase or decrease of the operating voltage of the adaptive bus. For example, if the bus width is changed from a 32 bit to a 64 bit data rate, the operating frequency may be increased from 100 MHz to 200 MHz, and the operating voltage may be increased accordingly, such as from 1.0 volt to 1.1 volts. This example is merely illustrative, and any of the operating frequency and/or voltage parameters may vary when implemented. In general, the bus profile service 116 can initiate an increased bus width and an increased operating frequency of the adaptive bus, and then adjust the operating voltage based on the increased bus width and the increased operating frequency. Similarly, the bus profile service 116 can initiate a decreased bus width and a decreased operating frequency of the adaptive bus, and then adjust the operating voltage of the adaptive bus based on the decreased bus width and the decreased operating frequency.
- FIG. 2 illustrates an example bus profile system 200 in which various embodiments of an adaptive bus profiler can be implemented.
- the bus profile system 200 includes examples of the previously described adaptive bus 112 , state machine 114 , and bus profile service 116 .
- the bus profile system 200 includes software components and/or functionality identified generally at 202 , which also includes the bus profile service 116 .
- the bus profile system 200 includes hardware components identified generally at 204 , which also includes the adaptive bus 112 and the state machine 114 .
- the adaptive bus 112 couples the various components of system 200 for data communication between the components, and has configurable bus widths for data transfer.
- the adaptive bus 112 can be implemented with configurable bus widths 206 that correlate to various data rates 208 (e.g., 16 bits, 32 bits, 64 bits, 128 bits, etc.).
- the state machine 114 includes a bus configuration register 210 , a clock configuration register 212 , and other various bus parameter register(s) 214 .
- the registers are utilized by the state machine 114 to maintain the operating state of the adaptive bus 112 , and to control the operational configuration of the adaptive bus.
- the bus configuration register 210 maintains the bus width parameter for the adaptive bus 112 .
- the clock configuration register 212 maintains the clock for the adaptive bus 112 , and the clock can be adjusted dynamically based on the bus width parameter that is maintained by the bus configuration register 210 .
- the state machine 114 can suspend the data traffic on the adaptive bus 112 to reconfigure the bus width, operating frequency, and/or operating voltage of the adaptive bus based on the configuration and parameter registers. Initially, the state machine 114 can allow current bus transactions (e.g., read and write data transactions, I/O data communication, etc.) to be completed and then hold pending data transactions in a state machine queue for a few nanoseconds (e.g., approximately five nanoseconds or less).
- current bus transactions e.g., read and write data transactions, I/O data communication, etc.
- the state machine 114 can save or maintain the configuration state of the adaptive bus 112 , such as with the various parameter registers 214 (e.g., timing parameters, mode information, configuration information, etc.), and then reconfigure the bus width, operating frequency, and/or operating voltage of the adaptive bus. The state machine 114 can then resume the data transactions to reinitiate communication of the data traffic via the adaptive bus.
- the various parameter registers 214 e.g., timing parameters, mode information, configuration information, etc.
- the bus profile service 116 includes an I/O trap 216 , an I/O profiler 218 , and a power policy 220 .
- the I/O trap 216 can be initiated to monitor data transactions and/or data traffic volume on a designated or selected adaptive bus, and can also be initiated by the I/O profiler 218 to monitor data traffic for a specific address.
- the I/O trap 216 monitors the current data traffic that is communicated on adaptive bus 112 , and provides the monitored information as an input to the I/O profiler 218 .
- the I/O profiler 218 also receives input from an operating system scheduler 222 to determine the projected data traffic that is scheduled for communication via the adaptive bus 112 .
- the scheduler 222 can determine the projected data traffic from parameters for a data transaction schedule that are stored in a lookup table at the operating system scheduler.
- the parameters from which to determine the projected data traffic include a quantity of processor threads that are associated with the adaptive bus (e.g., pending and/or active queued threads), a priority of each of the processor threads, and an expected duration of each of the processor threads.
- the I/O profiler 218 periodically profiles the adaptive bus 112 based on the quantity of the current data traffic at time “t” and based on the projected data traffic at time “t+1”.
- the bus profile service 116 can then determine an adaptive bus profile for the bus width, operating frequency, and/or operating voltage based on the current data traffic, projected data traffic, and/or performance requirements of the adaptive bus 112 .
- the I/O profiler can also regulate the periodic profiling of the adaptive bus 112 so as not to be constantly changing the bus configuration parameters causing the data traffic on the adaptive bus to be delayed.
- An adaptive profile window can be configured between approximately 10 milliseconds (ms) and 500 ms to designate the profile occurrence.
- the power policy 220 can receive an input of configuration parameters for the adaptive bus from the I/O profiler 218 , such as the bus width (e.g., 16 bits, 32 bits, 64 bits, 128 bits, etc.), the operating frequency, and the operating voltage of the adaptive bus 112 .
- the power policy 220 can then initiate a procedure call to a kernel I/O control 224 and provide the configuration parameters as operating sequence changes to reconfigure the adaptive bus 112 .
- the power policy 220 provides the bus width data rate as an I/O change sequence 226 , the operating frequency as a frequency change sequence 228 , and the operating voltage as a voltage change sequence 230 .
- the operating sequence changes can then be communicated from the kernel I/O control 224 to the state machine 114 that controls operation of the adaptive bus 112 .
- the I/O change sequence 226 is received at the state machine 114 and maintained as the bus width parameter with the bus configuration register 210 .
- the frequency change sequence 228 is received at the state machine 114 and maintained as the operating frequency of the adaptive bus with the clock configuration register 212 .
- the voltage change sequence 230 is received at the state machine 114 via a power management integrated-circuit (IC) driver 232 that provides voltage configuration and regulation for the adaptive bus 112 , and for other components of the example bus profile system 200 .
- IC power management integrated-circuit
- component drivers in the system 200 can provide input to the power policy 220 .
- a device driver 234 can register with the power policy 220 and initiate a profile of a particular adaptive bus in the system 200 (e.g., assuming the system 200 includes more than the one adaptive bus 112 ).
- the I/O profiler 218 can then initiate that the I/O trap 216 monitor the designated adaptive bus.
- the power policy 220 of the bus profile service 116 may receive a battery input from a battery driver 236 that indicates a low power condition.
- the power policy 220 can then override any other adaptive bus profiles received from the I/O profiler to conserve power in a device in which the example bus profile system 200 is implemented.
- the power policy 220 can initiate a decrease in the bus width of the adaptive bus 112 , a decrease in the operating frequency of the adaptive bus, and a correlating decrease in the operating voltage to conserve the battery power.
- the example bus profile system 200 also includes a device timeout input 238 and a device state input 240 to the state machine 114 .
- the device timeout input 238 is an indication that informs the adaptive bus profiler that a device is no longer active on the adaptive bus 112 .
- the state machine 114 can be saved and restored so that if the adaptive bus is dynamically configured, the device resumes with the new configuration.
- the arrowed connections shown in the example system 200 are merely exemplary to depict the communication links and/or connections between the various components, functions, and/or modules of the system. It is contemplated that any one or more of the arrowed communication links facilitate two-way data communication, such as between the I/O profiler 218 and the power policy 220 .
- Example methods 300 , 400 , and 500 are described with reference to respective FIGS. 3-5 in accordance with one or more embodiments of an adaptive bus profiler.
- any of the functions, methods, procedures, components, and modules described herein can be implemented using hardware, software, firmware (e.g., fixed logic circuitry), manual processing, or any combination thereof
- a software implementation of a function, method, procedure, component, or module e.g., to include the bus profile service 116 ) represents program code that performs specified tasks when executed on a computing-based processor.
- Example methods 300 , 400 , and 500 may be described in the general context of computer-executable instructions.
- computer-executable instructions can include software, applications, routines, programs, objects, components, data structures, procedures, modules, functions, and the like.
- FIG. 3 illustrates example method(s) 300 of an adaptive bus profiler and is described with reference to a bus profile system.
- the order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method, or an alternate method.
- data traffic that is communicated on an adaptive bus is monitored.
- the I/O trap 216 of bus profile service 116 monitors the current data traffic when communicated on adaptive bus 112 , and provides the monitored information as an input to the I/O profiler 218 .
- projected data traffic that is scheduled for communication via the adaptive bus is determined.
- the I/O profiler 218 of bus profile service 116 receives input from an operating system scheduler 222 to determine the projected data traffic that is scheduled for communication via the adaptive bus 112 .
- the scheduler 222 provides parameters for a data transaction schedule that include a quantity of processor threads that are associated with the adaptive bus (e.g., pending and/or active queued threads), a priority of each of the processor threads, and an expected duration of each of the processor threads.
- an adaptive bus profile is determined based on the data traffic and the projected data traffic.
- the I/O profiler 218 profiles the adaptive bus 112 and determines an adaptive bus profile of the bus width, operating frequency, and/or operating voltage based on the current data traffic and the projected data traffic on the adaptive bus.
- a bus width of the adaptive bus is reconfigured.
- the power policy 220 of the bus profile service 116 provides a configuration parameter for the bus width data rate as the I/O change sequence 226 to the kernel I/O control 224 , which is then communicated to the state machine 114 and maintained as the bus width parameter with the bus configuration register 210 .
- the state machine 114 then initiates reconfiguring the bus width of the adaptive bus 112 based on the configuration parameter.
- the power policy 220 of the bus profile service 116 provides a configuration parameter for the operating frequency to the kernel I/O control 224 as the frequency change sequence 228 , which is then communicated to the state machine 114 and maintained with the clock configuration register 212 .
- the state machine 114 then adjusts the operating frequency of the adaptive bus 112 .
- the operating frequency of the adaptive bus is not adjusted (i.e., “no” from block 310 ), or continuing from block 312 , a determination is made as to whether an operating voltage of the adaptive bus is to be adjusted at block 314 . If the operating voltage of the adaptive bus is to be adjusted, such as when the bus width is increased or decreased and/or when the operating frequency is increase or decreased (i.e., “yes” from block 314 ), then at block 316 , the operating voltage of the adaptive bus is adjusted accordingly. For example, the power policy 220 of the bus profile service 116 provides a configuration parameter for the operating voltage to the kernel I/O control 224 as the voltage change sequence 230 , which is then communicated to the state machine 114 via the power management IC driver 232 .
- the state machine 114 then adjusts the operating voltage of the adaptive bus 112 . If the operating voltage of the adaptive bus is not adjusted (i.e., “no” from block 314 ), or continuing from block 316 , the method can continue at block 302 to again profile the adaptive bus 112 .
- FIG. 4 illustrates example method(s) 400 of an adaptive bus profiler and is described with reference to a bus profile system.
- the order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method, or an alternate method.
- an indication is received that battery power is low.
- the power policy 220 of the bus profile service 116 receives a battery input from the battery driver 236 to indicate a low power condition for a device.
- the power policy 220 then generates an adaptive bus profile to conserve power in the device.
- the bus width of an adaptive bus is decreased.
- the power policy 220 of the bus profile service 116 provides a configuration parameter for a decreased bus width as the I/O change sequence 226 to the kernel I/O control 224 , which is then communicated to the state machine 114 and maintained as the bus width parameter with the bus configuration register 210 .
- the state machine 114 then decreases the bus width of the adaptive bus 112 .
- an operating frequency of the adaptive bus is decreased.
- the power policy 220 of the bus profile service 116 provides a configuration parameter for a decreased operating frequency to the kernel I/O control 224 as the frequency change sequence 228 , which is then communicated to the state machine 114 and maintained with the clock configuration register 212 .
- the state machine 114 then decreases the operating frequency of the adaptive bus 112 .
- an operating voltage of the adaptive bus is decreased to conserve the battery power.
- the power policy 220 of the bus profile service 116 provides a configuration parameter for a decreased operating voltage to the kernel I/O control 224 as the voltage change sequence 230 , which is then communicated to the state machine 114 via the power management IC driver 232 .
- the state machine 114 then decreases the operating voltage of the adaptive bus 112 to conserve the battery power.
- FIG. 5 illustrates example method(s) 500 of an adaptive bus profiler and is described with reference to a state machine of a bus profile system.
- the order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method, or an alternate method.
- pending data traffic on the adaptive bus is suspended.
- the state machine 114 FIG. 2
- a configuration state of the adaptive bus is maintained.
- the state machine 114 maintains the configuration state of the adaptive bus 112 with the various parameter registers 214 (e.g., timing parameters, mode information, configuration information, etc.).
- the bus width is reconfigured. For example, the state machine 114 reconfigures the bus width of the adaptive bus 112 based on the bus width parameter that is maintained with the bus configuration register 210 .
- a determination is made as to whether an operating frequency of the adaptive bus is to be adjusted. If the operating frequency of the adaptive bus is to adjusted (i.e., “yes” from block 510 ), then at block 512 , the operating frequency of the adaptive bus is adjusted. For example, the state machine 114 adjusts the operating frequency of the adaptive bus 112 based on an operating frequency parameter that is maintained with the clock configuration register 212 .
- the operating frequency of the adaptive bus is not adjusted (i.e., “no” from block 510 ), or continuing from block 512 , a determination is made as to whether an operating voltage of the adaptive bus is to be adjusted at block 514 . If the operating voltage of the adaptive bus is to be adjusted (i.e., “yes” from block 514 ), then at block 516 , the operating voltage of the adaptive bus is adjusted accordingly. For example, the state machine 114 adjusts the operating voltage of the adaptive bus 112 based on an operating voltage parameter received from the power management IC driver 232 .
- the operating voltage of the adaptive bus is not adjusted (i.e., “no” from block 514 ), or continuing from block 516 , the data traffic is reinitiated for communication via the reconfigured adaptive bus at block 518 .
- the method can then continue at block 502 to again reconfigure the adaptive bus 112 .
- FIG. 6 illustrates various components of an example device 600 that can be implemented as any type of device that includes an adaptive bus profile system to implement various embodiments of an adaptive bus profiler.
- device 600 can be implemented to include the system-on-chip (SoC) 100 shown in FIG. 1 and the bus profile system 200 shown in FIG. 2 .
- SoC system-on-chip
- device 600 can be implemented as any one or combination of a media device, computer device, telephone (e.g., cellular, VoIP, Wi-Fi, etc.), high definition television (HDTV), television set-top box, appliance device, gaming device, electronic device, digital camera, GPS navigation device, vehicle, workstation, access point, and/or as any other type of device.
- the device 600 may also be associated with a user (i.e., a person) and/or an entity that operates the device such that a device describes logical devices that include users, software, and/or a combination of devices.
- Device 600 includes wireless LAN (WLAN) components 602 , that enable wireless communication of communication data 604 (e.g., received communication data, communication data that is being received, communication data scheduled for broadcast, data packets of the communication data, etc.).
- Device 600 can also include one or more media content input(s) 606 via which any type of media content can be received, such as music, television media content, and any other type of audio, video, and/or image media content received from a media content source which can be rendered and/or displayed for viewing.
- wireless LAN wireless LAN
- media content input(s) 606 via which any type of media content can be received, such as music, television media content, and any other type of audio, video, and/or image media content received from a media content source which can be rendered and/or displayed for viewing.
- Device 600 can also include communication interface(s) 608 that can be implemented as any one or more of a serial and/or parallel interface, a wireless interface, any type of network interface, a modem, and as any other type of communication interface.
- a wireless interface enables device 600 to receive control input commands and other data from an input device, such as from a remote control device, a portable computing-based device (such as a cellular phone), or from another infrared (IR) or similar RF input device.
- IR infrared
- Device 600 can also include one or more processor(s) 610 (e.g., any of microprocessors, controllers, and the like) which process various computer-executable instructions to control the operation of device 600 , to communicate with other electronic and computing devices, and to implement embodiments of an adaptive bus profiler.
- processor(s) 610 e.g., any of microprocessors, controllers, and the like
- device 600 can be implemented with any one or combination of hardware, firmware, or fixed logic circuitry that is implemented in connection with signal processing and control circuits which are generally identified at 612 .
- Device 600 can include computer-readable media 614 , such as one or more memory components, examples of which include random access memory (RAM), non-volatile memory (e.g., any one or more of a read-only memory (ROM), flash memory, EPROM, EEPROM, etc.), and a disk storage device.
- RAM random access memory
- non-volatile memory e.g., any one or more of a read-only memory (ROM), flash memory, EPROM, EEPROM, etc.
- a disk storage device can include any type of magnetic or optical storage device, such as a hard disk drive, a recordable and/or rewriteable compact disc (CD), any type of a digital versatile disc (DVD), and the like.
- Device 600 may also include a mass storage media device 616 .
- Computer-readable media 614 provides data storage mechanisms to store the communication data 604 , as well as various device applications 618 and any other types of information and/or data related to operational aspects of device 600 .
- an operating system 620 can be maintained as a computer application with the computer-readable media 614 and executed on processor(s) 610 .
- the device applications 618 can also include a bus profile service 622 and/or a state machine 624 when device 600 is implemented to include a bus profile system.
- the device applications 618 are shown as software modules and/or computer applications that can implement various embodiments of an adaptive bus profiler.
- Device 600 can also include an audio and/or video input/output system 626 that provides audio data to an audio rendering system 628 and/or provides video data to a display system 630 .
- the audio rendering system 628 and/or the display system 630 can include any devices that process, display, and/or otherwise render audio, video, and image data.
- Video signals and audio signals can be communicated from device 600 to an audio device and/or to a display device via an RF (radio frequency) link, S-video link, composite video link, component video link, DVI (digital video interface), analog audio connection, or other similar communication link.
- audio rendering system 628 and/or the display system 630 can be implemented as external components to device 600 .
- the audio rendering system 628 and/or the display system 630 can be implemented as integrated components of the example device 600 .
- device 600 can include a system bus or data transfer system that couples the various components within the device.
- a system bus can include any one or combination of different bus structures, such as a memory bus or memory controller, a peripheral bus, a universal serial bus, and/or a processor or local bus that utilizes any of a variety of bus architectures.
- an adaptive bus profiler has been described in language specific to features and/or methods, it is to be understood that the subject of the appended claims is not necessarily limited to the specific features or methods described. Rather, the specific features and methods are disclosed as example implementations of an adaptive bus profiler.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
Description
Claims (25)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/182,014 US7949817B1 (en) | 2007-07-31 | 2008-07-29 | Adaptive bus profiler |
US13/092,734 US8205028B1 (en) | 2007-07-31 | 2011-04-22 | Adaptive bus profiler |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US95299007P | 2007-07-31 | 2007-07-31 | |
US95656107P | 2007-08-17 | 2007-08-17 | |
US12/182,014 US7949817B1 (en) | 2007-07-31 | 2008-07-29 | Adaptive bus profiler |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/092,734 Continuation US8205028B1 (en) | 2007-07-31 | 2011-04-22 | Adaptive bus profiler |
Publications (1)
Publication Number | Publication Date |
---|---|
US7949817B1 true US7949817B1 (en) | 2011-05-24 |
Family
ID=44022325
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/182,014 Active 2028-10-08 US7949817B1 (en) | 2007-07-31 | 2008-07-29 | Adaptive bus profiler |
US13/092,734 Active US8205028B1 (en) | 2007-07-31 | 2011-04-22 | Adaptive bus profiler |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/092,734 Active US8205028B1 (en) | 2007-07-31 | 2011-04-22 | Adaptive bus profiler |
Country Status (1)
Country | Link |
---|---|
US (2) | US7949817B1 (en) |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090259783A1 (en) * | 2004-07-08 | 2009-10-15 | Doron Solomon | Low-power reconfigurable architecture for simultaneous implementation of distinct communication standards |
US20090307437A1 (en) * | 2003-03-13 | 2009-12-10 | Marvell World Trade Ltd. | Multiport Memory Architecture, Devices and Systems Including the Same, and Methods of Using the Same |
US20110314307A1 (en) * | 2010-06-18 | 2011-12-22 | Samsung Electronics Co., Ltd | Computer system and control method thereof |
US8205028B1 (en) | 2007-07-31 | 2012-06-19 | Marvell International Ltd. | Adaptive bus profiler |
US8234425B1 (en) | 2007-06-27 | 2012-07-31 | Marvell International Ltd. | Arbiter module |
US20120216057A1 (en) * | 2008-08-11 | 2012-08-23 | International Business Machines Corporation | Selective Power Reduction of Memory Hardware |
US20120331194A1 (en) * | 2011-06-23 | 2012-12-27 | Apple Inc. | Interface extender for portable electronic devices |
US20130346772A1 (en) * | 2012-06-25 | 2013-12-26 | Neven M. Abou Gazala | Dynamic link width modulation |
US20140019742A1 (en) * | 2012-07-10 | 2014-01-16 | Dennis Ma | Approach for managing state transitions of a data connector |
US8683085B1 (en) | 2008-05-06 | 2014-03-25 | Marvell International Ltd. | USB interface configurable for host or device mode |
US8688922B1 (en) | 2010-03-11 | 2014-04-01 | Marvell International Ltd | Hardware-supported memory management |
US8843723B1 (en) | 2010-07-07 | 2014-09-23 | Marvell International Ltd. | Multi-dimension memory timing tuner |
US8874833B1 (en) | 2009-03-23 | 2014-10-28 | Marvell International Ltd. | Sequential writes to flash memory |
WO2015042469A1 (en) * | 2013-09-20 | 2015-03-26 | Qualcomm Incorporated | System and method for conserving memory power using dynamic memory i/o resizing |
US9070454B1 (en) | 2009-04-21 | 2015-06-30 | Marvell International Ltd. | Flash memory |
US9070451B1 (en) | 2008-04-11 | 2015-06-30 | Marvell International Ltd. | Modifying data stored in a multiple-write flash memory cell |
US20150186075A1 (en) * | 2014-01-02 | 2015-07-02 | Advanced Micro Devices, Inc. | Partitionable memory interfaces |
US20160328008A1 (en) * | 2011-07-12 | 2016-11-10 | Rambus Inc. | Dynamically changing data access bandwidth by selectively enabling and disabling data links |
US20180188798A1 (en) * | 2016-12-30 | 2018-07-05 | Jonathan E. Schmidt | Hybrid hardware/firmware power management controller for media devices |
US20180307295A1 (en) * | 2017-04-21 | 2018-10-25 | Intel Corporation | Interconnect fabric link width reduction to reduce instantaneous power consumption |
US11003445B2 (en) * | 2018-01-19 | 2021-05-11 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Microprocessor for neural network computing and processing method of macroinstruction |
US11250025B2 (en) * | 2010-04-01 | 2022-02-15 | Salesforce.Com, Inc. | Methods and systems for bulk uploading of data in an on-demand service environment |
US20220066958A1 (en) * | 2020-08-31 | 2022-03-03 | Sandisk Technologies Llc | Tunable and Scalable Command/Address Protocol for Non-Volatile Memory |
US12050502B2 (en) | 2023-06-01 | 2024-07-30 | Intel Corporation | Interconnect fabric link width reduction to reduce instantaneous power consumption |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8762760B2 (en) * | 2010-09-14 | 2014-06-24 | Xilinx, Inc. | Method and apparatus for adaptive power control in a multi-lane communication channel |
US9929972B2 (en) * | 2011-12-16 | 2018-03-27 | Qualcomm Incorporated | System and method of sending data via a plurality of data lines on a bus |
US20120095607A1 (en) * | 2011-12-22 | 2012-04-19 | Wells Ryan D | Method, Apparatus, and System for Energy Efficiency and Energy Conservation Through Dynamic Management of Memory and Input/Output Subsystems |
US9239781B2 (en) | 2012-02-07 | 2016-01-19 | SMART Storage Systems, Inc. | Storage control system with erase block mechanism and method of operation thereof |
US9671962B2 (en) | 2012-11-30 | 2017-06-06 | Sandisk Technologies Llc | Storage control system with data management mechanism of parity and method of operation thereof |
US9214965B2 (en) | 2013-02-20 | 2015-12-15 | Sandisk Enterprise Ip Llc | Method and system for improving data integrity in non-volatile storage |
US9329928B2 (en) | 2013-02-20 | 2016-05-03 | Sandisk Enterprise IP LLC. | Bandwidth optimization in a non-volatile memory system |
US9183137B2 (en) | 2013-02-27 | 2015-11-10 | SMART Storage Systems, Inc. | Storage control system with data management mechanism and method of operation thereof |
US10049037B2 (en) | 2013-04-05 | 2018-08-14 | Sandisk Enterprise Ip Llc | Data management in a storage system |
US9170941B2 (en) | 2013-04-05 | 2015-10-27 | Sandisk Enterprises IP LLC | Data hardening in a storage system |
US9543025B2 (en) | 2013-04-11 | 2017-01-10 | Sandisk Technologies Llc | Storage control system with power-off time estimation mechanism and method of operation thereof |
US10546648B2 (en) | 2013-04-12 | 2020-01-28 | Sandisk Technologies Llc | Storage control system with data management mechanism and method of operation thereof |
US9367353B1 (en) | 2013-06-25 | 2016-06-14 | Sandisk Technologies Inc. | Storage control system with power throttling mechanism and method of operation thereof |
US9244519B1 (en) * | 2013-06-25 | 2016-01-26 | Smart Storage Systems. Inc. | Storage system with data transfer rate adjustment for power throttling |
US9146850B2 (en) | 2013-08-01 | 2015-09-29 | SMART Storage Systems, Inc. | Data storage system with dynamic read threshold mechanism and method of operation thereof |
US9448946B2 (en) | 2013-08-07 | 2016-09-20 | Sandisk Technologies Llc | Data storage system with stale data mechanism and method of operation thereof |
US9431113B2 (en) | 2013-08-07 | 2016-08-30 | Sandisk Technologies Llc | Data storage system with dynamic erase block grouping mechanism and method of operation thereof |
US9361222B2 (en) | 2013-08-07 | 2016-06-07 | SMART Storage Systems, Inc. | Electronic system with storage drive life estimation mechanism and method of operation thereof |
US9747157B2 (en) | 2013-11-08 | 2017-08-29 | Sandisk Technologies Llc | Method and system for improving error correction in data storage |
US9152555B2 (en) | 2013-11-15 | 2015-10-06 | Sandisk Enterprise IP LLC. | Data management with modular erase in a data storage system |
US11086803B2 (en) | 2018-10-05 | 2021-08-10 | Micron Technology, Inc. | Dynamically configuring transmission lines of a bus |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6535939B1 (en) * | 1999-11-09 | 2003-03-18 | International Business Machines Corporation | Dynamically configurable memory bus and scalability ports via hardware monitored bus utilizations |
US6714643B1 (en) * | 2000-02-24 | 2004-03-30 | Siemens Information & Communication Networks, Inc. | System and method for implementing wait time estimation in automatic call distribution queues |
US7136953B1 (en) * | 2003-05-07 | 2006-11-14 | Nvidia Corporation | Apparatus, system, and method for bus link width optimization |
US7197591B2 (en) * | 2004-06-30 | 2007-03-27 | Intel Corporation | Dynamic lane, voltage and frequency adjustment for serial interconnect |
US7447824B2 (en) * | 2005-10-26 | 2008-11-04 | Hewlett-Packard Development Company, L.P. | Dynamic lane management system and method |
US7469311B1 (en) * | 2003-05-07 | 2008-12-23 | Nvidia Corporation | Asymmetrical bus |
US7480757B2 (en) * | 2006-05-24 | 2009-01-20 | International Business Machines Corporation | Method for dynamically allocating lanes to a plurality of PCI Express connectors |
US7480808B2 (en) * | 2004-07-16 | 2009-01-20 | Ati Technologies Ulc | Method and apparatus for managing power consumption relating to a differential serial communication link |
US7496707B2 (en) * | 2006-08-22 | 2009-02-24 | International Business Machines Corporation | Dynamically scalable queues for performance driven PCI express memory traffic |
US7536490B2 (en) * | 2006-07-20 | 2009-05-19 | Via Technologies, Inc. | Method for link bandwidth management |
US7539809B2 (en) * | 2005-08-19 | 2009-05-26 | Dell Products L.P. | System and method for dynamic adjustment of an information handling systems graphics bus |
US7583600B1 (en) * | 2005-09-07 | 2009-09-01 | Sun Microsytems, Inc. | Schedule prediction for data link layer packets |
US7606960B2 (en) * | 2004-03-26 | 2009-10-20 | Intel Corporation | Apparatus for adjusting a clock frequency of a variable speed bus |
US7660925B2 (en) * | 2007-04-17 | 2010-02-09 | International Business Machines Corporation | Balancing PCI-express bandwidth |
Family Cites Families (62)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4611299A (en) | 1982-02-22 | 1986-09-09 | Hitachi, Ltd. | Monolithic storage device |
EP0269803A3 (en) | 1986-12-05 | 1990-03-07 | ANT Nachrichtentechnik GmbH | Circuit arrangement for switching pcm channels |
JPH01162294A (en) | 1987-12-18 | 1989-06-26 | Sharp Corp | Dynamic ram |
IT1237302B (en) | 1989-11-30 | 1993-05-27 | Vinicio Vercellone | BASIC ELEMENT FOR THE CONNECTION NETWORK OF A FAST CELL SWITCHING NODE. |
JP3035995B2 (en) | 1990-06-29 | 2000-04-24 | ソニー株式会社 | Multi-port memory |
US5260905A (en) | 1990-09-03 | 1993-11-09 | Matsushita Electric Industrial Co., Ltd. | Multi-port memory |
JP3021810B2 (en) | 1990-09-03 | 2000-03-15 | 松下電器産業株式会社 | Multi-port memory |
US5732041A (en) | 1993-08-19 | 1998-03-24 | Mmc Networks, Inc. | Memory interface unit, shared memory switch system and associated method |
US5440523A (en) | 1993-08-19 | 1995-08-08 | Multimedia Communications, Inc. | Multiple-port shared memory interface and associated method |
AU3412295A (en) | 1994-09-01 | 1996-03-22 | Gary L. Mcalpine | A multi-port memory system including read and write buffer interfaces |
US5719890A (en) | 1995-06-01 | 1998-02-17 | Micron Technology, Inc. | Method and circuit for transferring data with dynamic parity generation and checking scheme in multi-port DRAM |
US5680595A (en) | 1995-06-07 | 1997-10-21 | Micron Technology, Inc. | Programmable data port clocking system for clocking a plurality of data ports with a plurality of clocking signals in an asynchronous transfer mode system |
US5742602A (en) | 1995-07-12 | 1998-04-21 | Compaq Computer Corporation | Adaptive repeater system |
US5875470A (en) | 1995-09-28 | 1999-02-23 | International Business Machines Corporation | Multi-port multiple-simultaneous-access DRAM chip |
US5680425A (en) | 1995-09-28 | 1997-10-21 | Micron Technology, Inc. | Self-queuing serial output port |
US5815447A (en) | 1996-08-08 | 1998-09-29 | Micron Technology, Inc. | Memory device having complete row redundancy |
US6487207B1 (en) | 1997-02-26 | 2002-11-26 | Micron Technology, Inc. | Shared buffer memory architecture for asynchronous transfer mode switching and multiplexing technology |
US5996051A (en) | 1997-04-14 | 1999-11-30 | Advanced Micro Devices, Inc. | Communication system which in a first mode supports concurrent memory acceses of a partitioned memory array and in a second mode supports non-concurrent memory accesses to the entire memory array |
EP0884876B1 (en) | 1997-05-31 | 2010-02-03 | Texas Instruments Incorporated | Improved packet switching |
US6295299B1 (en) | 1997-08-29 | 2001-09-25 | Extreme Networks, Inc. | Data path architecture for a LAN switch |
US6034957A (en) | 1997-08-29 | 2000-03-07 | Extreme Networks, Inc. | Sliced comparison engine architecture and method for a LAN switch |
US6446173B1 (en) | 1997-09-17 | 2002-09-03 | Sony Corporation | Memory controller in a multi-port bridge for a local area network |
US6199145B1 (en) | 1998-02-27 | 2001-03-06 | Intel Corporation | Configurable page closing method and apparatus for multi-port host bridges |
US6115389A (en) | 1998-04-17 | 2000-09-05 | Advanced Micro Devices, Inc. | Auto-negotiation for multiple ports using shared logic |
US6216205B1 (en) | 1998-05-21 | 2001-04-10 | Integrated Device Technology, Inc. | Methods of controlling memory buffers having tri-port cache arrays therein |
US6067301A (en) | 1998-05-29 | 2000-05-23 | Cabletron Systems, Inc. | Method and apparatus for forwarding packets from a plurality of contending queues to an output |
FR2779843A1 (en) | 1998-06-16 | 1999-12-17 | Busless Computers | Serial multi port memory component comprising RAM memory bank assemblies for use in computer |
US6230191B1 (en) | 1998-10-05 | 2001-05-08 | Alcatel Internetworking (Pe), Inc. | Method and apparatus for regulating the amount of buffer memory requested by a port in a multi-port switching device with shared buffer memory |
US6468160B2 (en) | 1999-04-08 | 2002-10-22 | Nintendo Of America, Inc. | Security system for video game system with hard disk drive and internet access capability |
JP4439033B2 (en) | 1999-04-16 | 2010-03-24 | 株式会社ルネサステクノロジ | Semiconductor memory device |
US6618390B1 (en) | 1999-05-21 | 2003-09-09 | Advanced Micro Devices, Inc. | Method and apparatus for maintaining randomly accessible free buffer information for a network switch |
US6785272B1 (en) | 1999-06-24 | 2004-08-31 | Allied Telesyn, Inc. | Intelligent stacked switching system |
US6535963B1 (en) | 1999-06-30 | 2003-03-18 | Cisco Technology, Inc. | Memory apparatus and method for multicast devices |
US6539488B1 (en) | 1999-11-30 | 2003-03-25 | Agere Systems Inc. | System with a plurality of media access control circuits with a shared memory for storing data and synchronizing data from a clock domain to a host clock domain |
US6741589B1 (en) | 2000-01-24 | 2004-05-25 | Advanced Micro Devices, Inc. | Apparatus and method for storing data segments in a multiple network switch system using a memory pool |
US6732184B1 (en) | 2000-01-31 | 2004-05-04 | Advanced Micro Devices, Inc. | Address table overflow management in a network switch |
US7068651B2 (en) | 2000-06-02 | 2006-06-27 | Computer Network Technology Corporation | Fibre channel address adaptor having data buffer extension and address mapping in a fibre channel switch |
US7099325B1 (en) | 2001-05-10 | 2006-08-29 | Advanced Micro Devices, Inc. | Alternately accessed parallel lookup tables for locating information in a packet switched network |
JP4812192B2 (en) | 2001-07-27 | 2011-11-09 | パナソニック株式会社 | Flash memory device and method for merging data stored therein |
US6898652B2 (en) | 2001-08-22 | 2005-05-24 | General Atomics | Wireless device attachment and detachment system, apparatus and method |
US20030154314A1 (en) | 2002-02-08 | 2003-08-14 | I/O Integrity, Inc. | Redirecting local disk traffic to network attached storage |
JP4061094B2 (en) | 2002-03-15 | 2008-03-12 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Speech recognition apparatus, speech recognition method and program thereof |
DE60336738D1 (en) | 2002-09-24 | 2011-05-26 | Nxp Bv | INTERFACE SIGNAL CIRCUIT ARRANGEMENT FOR A USB CONNECTION |
US7395366B1 (en) | 2002-09-27 | 2008-07-01 | Cypress Semiconductor Corp. | System, method, and apparatus for connecting USB peripherals at extended distances from a host computer |
US7233984B2 (en) | 2002-11-12 | 2007-06-19 | Microsoft Corporation | Light weight file I/O over system area networks |
US7225301B2 (en) | 2002-11-22 | 2007-05-29 | Quicksilver Technologies | External memory controller node |
US7571287B2 (en) | 2003-03-13 | 2009-08-04 | Marvell World Trade Ltd. | Multiport memory architecture, devices and systems including the same, and methods of using the same |
JP3649227B2 (en) | 2003-06-06 | 2005-05-18 | セイコーエプソン株式会社 | Data transfer control device, electronic device, and data transfer control method |
GB2414573B (en) | 2004-05-26 | 2007-08-08 | Advanced Risc Mach Ltd | Control of access to a shared resource in a data processing apparatus |
TW200513865A (en) | 2004-09-17 | 2005-04-16 | Via Tech Inc | USB control circuit with function of switching between host mode and controlled mode and its operating method |
US20060075144A1 (en) | 2004-09-24 | 2006-04-06 | International Business Machines Corp. | Remote access to a local hard drive |
US20060106962A1 (en) | 2004-11-17 | 2006-05-18 | Woodbridge Nancy G | USB On-The-Go implementation |
TWI280710B (en) | 2005-03-04 | 2007-05-01 | Behavior Tech Computer Corp | Two-way electrical device with USB interface |
US7624221B1 (en) * | 2005-08-01 | 2009-11-24 | Nvidia Corporation | Control device for data stream optimizations in a link interface |
US7685322B2 (en) | 2006-02-28 | 2010-03-23 | Microsoft Corporation | Port number emulation for wireless USB connections |
KR100725932B1 (en) | 2006-05-02 | 2007-06-11 | 삼성전자주식회사 | Method of operating wireless usb apparatus and wireless usb apparatus using the same |
US7478188B2 (en) | 2006-06-02 | 2009-01-13 | Hewlett-Packard Development Company, L.P. | System and method for connecting a WUSB device to multiple WUSB hosts |
US8117475B2 (en) | 2006-12-15 | 2012-02-14 | Microchip Technology Incorporated | Direct memory access controller |
US7761627B2 (en) | 2006-12-22 | 2010-07-20 | Qualcomm Incorporated | Wireless USB hub |
KR100720708B1 (en) | 2007-01-26 | 2007-05-21 | 주식회사 유비콘테크놀로지 | Wireless universal serial bus dual role device system |
US8214571B2 (en) | 2007-06-25 | 2012-07-03 | Arssov Paul Plamen | Simple serial interface—method of communication and information exchange, and electronic devices based on this method |
US7949817B1 (en) | 2007-07-31 | 2011-05-24 | Marvell International Ltd. | Adaptive bus profiler |
-
2008
- 2008-07-29 US US12/182,014 patent/US7949817B1/en active Active
-
2011
- 2011-04-22 US US13/092,734 patent/US8205028B1/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6535939B1 (en) * | 1999-11-09 | 2003-03-18 | International Business Machines Corporation | Dynamically configurable memory bus and scalability ports via hardware monitored bus utilizations |
US6714643B1 (en) * | 2000-02-24 | 2004-03-30 | Siemens Information & Communication Networks, Inc. | System and method for implementing wait time estimation in automatic call distribution queues |
US7136953B1 (en) * | 2003-05-07 | 2006-11-14 | Nvidia Corporation | Apparatus, system, and method for bus link width optimization |
US7469311B1 (en) * | 2003-05-07 | 2008-12-23 | Nvidia Corporation | Asymmetrical bus |
US7606960B2 (en) * | 2004-03-26 | 2009-10-20 | Intel Corporation | Apparatus for adjusting a clock frequency of a variable speed bus |
US7197591B2 (en) * | 2004-06-30 | 2007-03-27 | Intel Corporation | Dynamic lane, voltage and frequency adjustment for serial interconnect |
US7480808B2 (en) * | 2004-07-16 | 2009-01-20 | Ati Technologies Ulc | Method and apparatus for managing power consumption relating to a differential serial communication link |
US7539809B2 (en) * | 2005-08-19 | 2009-05-26 | Dell Products L.P. | System and method for dynamic adjustment of an information handling systems graphics bus |
US7583600B1 (en) * | 2005-09-07 | 2009-09-01 | Sun Microsytems, Inc. | Schedule prediction for data link layer packets |
US7447824B2 (en) * | 2005-10-26 | 2008-11-04 | Hewlett-Packard Development Company, L.P. | Dynamic lane management system and method |
US7480757B2 (en) * | 2006-05-24 | 2009-01-20 | International Business Machines Corporation | Method for dynamically allocating lanes to a plurality of PCI Express connectors |
US7536490B2 (en) * | 2006-07-20 | 2009-05-19 | Via Technologies, Inc. | Method for link bandwidth management |
US7496707B2 (en) * | 2006-08-22 | 2009-02-24 | International Business Machines Corporation | Dynamically scalable queues for performance driven PCI express memory traffic |
US7660925B2 (en) * | 2007-04-17 | 2010-02-09 | International Business Machines Corporation | Balancing PCI-express bandwidth |
Cited By (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090307437A1 (en) * | 2003-03-13 | 2009-12-10 | Marvell World Trade Ltd. | Multiport Memory Architecture, Devices and Systems Including the Same, and Methods of Using the Same |
US8688877B1 (en) | 2003-03-13 | 2014-04-01 | Marvell World Trade Ltd. | Multiport memory architecture |
US8335878B2 (en) | 2003-03-13 | 2012-12-18 | Marvell World Trade Ltd. | Multiport memory architecture, devices and systems including the same, and methods of using the same |
US9105319B2 (en) | 2003-03-13 | 2015-08-11 | Marvell World Trade Ltd. | Multiport memory architecture |
US9448963B2 (en) * | 2004-07-08 | 2016-09-20 | Asocs Ltd | Low-power reconfigurable architecture for simultaneous implementation of distinct communication standards |
US20090259783A1 (en) * | 2004-07-08 | 2009-10-15 | Doron Solomon | Low-power reconfigurable architecture for simultaneous implementation of distinct communication standards |
US8234425B1 (en) | 2007-06-27 | 2012-07-31 | Marvell International Ltd. | Arbiter module |
US8205028B1 (en) | 2007-07-31 | 2012-06-19 | Marvell International Ltd. | Adaptive bus profiler |
US9070451B1 (en) | 2008-04-11 | 2015-06-30 | Marvell International Ltd. | Modifying data stored in a multiple-write flash memory cell |
US8683085B1 (en) | 2008-05-06 | 2014-03-25 | Marvell International Ltd. | USB interface configurable for host or device mode |
US8924598B1 (en) | 2008-05-06 | 2014-12-30 | Marvell International Ltd. | USB interface configurable for host or device mode |
US8364995B2 (en) * | 2008-08-11 | 2013-01-29 | International Business Machines Corporation | Selective power reduction of memory hardware |
US20120216057A1 (en) * | 2008-08-11 | 2012-08-23 | International Business Machines Corporation | Selective Power Reduction of Memory Hardware |
US8874833B1 (en) | 2009-03-23 | 2014-10-28 | Marvell International Ltd. | Sequential writes to flash memory |
US9070454B1 (en) | 2009-04-21 | 2015-06-30 | Marvell International Ltd. | Flash memory |
US8688922B1 (en) | 2010-03-11 | 2014-04-01 | Marvell International Ltd | Hardware-supported memory management |
US11250025B2 (en) * | 2010-04-01 | 2022-02-15 | Salesforce.Com, Inc. | Methods and systems for bulk uploading of data in an on-demand service environment |
US8826054B2 (en) * | 2010-06-18 | 2014-09-02 | Samsung Electronics Co., Ltd | Computer system and control method thereof |
US20110314307A1 (en) * | 2010-06-18 | 2011-12-22 | Samsung Electronics Co., Ltd | Computer system and control method thereof |
US8843723B1 (en) | 2010-07-07 | 2014-09-23 | Marvell International Ltd. | Multi-dimension memory timing tuner |
CN103562898A (en) * | 2011-06-23 | 2014-02-05 | 苹果公司 | Interface extender for portable electronic devices |
US20120331194A1 (en) * | 2011-06-23 | 2012-12-27 | Apple Inc. | Interface extender for portable electronic devices |
US11474590B2 (en) | 2011-07-12 | 2022-10-18 | Rambus Inc. | Dynamically changing data access bandwidth by selectively enabling and disabling data links |
US10739841B2 (en) | 2011-07-12 | 2020-08-11 | Rambus Inc. | Dynamically changing data access bandwidth by selectively enabling and disabling data links |
US10241563B2 (en) * | 2011-07-12 | 2019-03-26 | Rambus Inc. | Dynamically changing data access bandwidth by selectively enabling and disabling data links |
US11886272B2 (en) | 2011-07-12 | 2024-01-30 | Rambus Inc. | Dynamically changing data access bandwidth by selectively enabling and disabling data links |
US20160328008A1 (en) * | 2011-07-12 | 2016-11-10 | Rambus Inc. | Dynamically changing data access bandwidth by selectively enabling and disabling data links |
US9280194B2 (en) * | 2012-06-25 | 2016-03-08 | Intel Corporation | Dynamic link width modulation |
US20130346772A1 (en) * | 2012-06-25 | 2013-12-26 | Neven M. Abou Gazala | Dynamic link width modulation |
US10037069B2 (en) | 2012-06-25 | 2018-07-31 | Intel Corporation | Dynamic link width modulation |
US9690736B2 (en) * | 2012-07-10 | 2017-06-27 | Nvidia Corporation | Managing state transitions of a data connector using a finite state machine |
US20140019742A1 (en) * | 2012-07-10 | 2014-01-16 | Dennis Ma | Approach for managing state transitions of a data connector |
TWI627526B (en) * | 2013-09-20 | 2018-06-21 | 高通公司 | Method and system for conserving power consumption in memory system and computer program therefor |
WO2015042469A1 (en) * | 2013-09-20 | 2015-03-26 | Qualcomm Incorporated | System and method for conserving memory power using dynamic memory i/o resizing |
US9430434B2 (en) | 2013-09-20 | 2016-08-30 | Qualcomm Incorporated | System and method for conserving memory power using dynamic memory I/O resizing |
US20150186075A1 (en) * | 2014-01-02 | 2015-07-02 | Advanced Micro Devices, Inc. | Partitionable memory interfaces |
US9417816B2 (en) * | 2014-01-02 | 2016-08-16 | Advanced Micro Devices, Inc. | Partitionable memory interfaces |
US10558255B2 (en) * | 2016-12-30 | 2020-02-11 | Intel Corporation | Hybrid hardware/firmware power management controller for media devices |
US20180188798A1 (en) * | 2016-12-30 | 2018-07-05 | Jonathan E. Schmidt | Hybrid hardware/firmware power management controller for media devices |
US10761589B2 (en) * | 2017-04-21 | 2020-09-01 | Intel Corporation | Interconnect fabric link width reduction to reduce instantaneous power consumption |
US11209892B2 (en) | 2017-04-21 | 2021-12-28 | Intel Corporation | Interconnect fabric link width reduction to reduce instantaneous power consumption |
US20180307295A1 (en) * | 2017-04-21 | 2018-10-25 | Intel Corporation | Interconnect fabric link width reduction to reduce instantaneous power consumption |
US11681349B2 (en) | 2017-04-21 | 2023-06-20 | Intel Corporation | Interconnect fabric link width reduction to reduce instantaneous power consumption |
US11003445B2 (en) * | 2018-01-19 | 2021-05-11 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Microprocessor for neural network computing and processing method of macroinstruction |
US20220066958A1 (en) * | 2020-08-31 | 2022-03-03 | Sandisk Technologies Llc | Tunable and Scalable Command/Address Protocol for Non-Volatile Memory |
US11693794B2 (en) * | 2020-08-31 | 2023-07-04 | Sandisk Technologies Llc | Tunable and scalable command/address protocol for non-volatile memory |
US12050502B2 (en) | 2023-06-01 | 2024-07-30 | Intel Corporation | Interconnect fabric link width reduction to reduce instantaneous power consumption |
Also Published As
Publication number | Publication date |
---|---|
US8205028B1 (en) | 2012-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7949817B1 (en) | Adaptive bus profiler | |
US7996578B2 (en) | Methods and systems to dynamically manage performance states in a data processing system | |
US8762755B2 (en) | Methods and systems for power management in a data processing system | |
US8775839B2 (en) | Global hardware supervised power transition management circuits, processes and systems | |
US10503238B2 (en) | Thread importance based processor core parking and frequency selection | |
US7647515B2 (en) | System and method for information handling system adaptive variable bus idle timer | |
EP3268842B1 (en) | Methods and systems for coordination of operating states amongst multiple socs within a computing device | |
US9652021B2 (en) | Method for controlling dynamic voltage frequency scaling in electronic device and apparatus supporting the same | |
EP3535641B1 (en) | Thread importance based processor core partitioning | |
US20110010519A1 (en) | Memory management for a mobile multimedia processor | |
EP2884483B1 (en) | Apparatus and method for controlling screen display in electronic device | |
US9632563B2 (en) | Methods and systems for time keeping in a data processing system | |
US8645740B2 (en) | Methods and systems to dynamically manage performance states in a data processing system | |
US20160275900A1 (en) | Adaptive partial screen update with dynamic backlight control capability | |
US10013046B2 (en) | Power management techniques | |
AU2011218741B2 (en) | Methods and systems for power management in a data processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MARVELL SEMICONDUCTOR, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAKARDA, PREMANAND;REEL/FRAME:021309/0625 Effective date: 20080728 |
|
AS | Assignment |
Owner name: MARVELL INTERNATIONAL LTD., BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL SEMICONDUCTOR, INC.;REEL/FRAME:021369/0174 Effective date: 20080808 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CAVIUM INTERNATIONAL, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL INTERNATIONAL LTD.;REEL/FRAME:052918/0001 Effective date: 20191231 |
|
AS | Assignment |
Owner name: MARVELL ASIA PTE, LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CAVIUM INTERNATIONAL;REEL/FRAME:053475/0001 Effective date: 20191231 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |