US7777560B2 - Internal voltage generator - Google Patents
Internal voltage generator Download PDFInfo
- Publication number
- US7777560B2 US7777560B2 US12/220,144 US22014408A US7777560B2 US 7777560 B2 US7777560 B2 US 7777560B2 US 22014408 A US22014408 A US 22014408A US 7777560 B2 US7777560 B2 US 7777560B2
- Authority
- US
- United States
- Prior art keywords
- voltage
- response
- internal voltage
- current
- detecting unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 23
- 238000005086 pumping Methods 0.000 claims abstract description 17
- 230000004044 response Effects 0.000 claims description 45
- 238000001514 detection method Methods 0.000 claims description 21
- 238000010586 diagram Methods 0.000 description 8
- 238000007792 addition Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
Definitions
- This disclosure relates to a semiconductor memory, and, more particularly, to an internal voltage generator.
- Such a semiconductor memory includes an internal voltage generator to receive a power supply voltage VDD and generate an internal voltage required in the semiconductor memory.
- FIG. 1 is a circuit diagram showing an internal voltage generator according to the related art. Particularly, the internal voltage generator generates an internal voltage VPP used in word lines of a memory cell by raising the power supply voltage VDD.
- the internal voltage (VPP) generator includes an internal voltage detecting unit 100 , which detects the level of the internal voltage VPP to output an internal voltage pumping signal Vpump_on, a reference voltage generating unit 200 , which generates a reference voltage Vref for the internal voltage VPP, and an internal voltage generating unit 300 , which pumps the internal voltage VPP according to the internal voltage pumping signal Vpump_on.
- the internal voltage detector 100 includes a differential amplifier to operate by comparing a voltage Vsens, which is generated by detecting the level of the internal voltage VPP, and the reference voltage Vref.
- a first current sink unit NM 1 is turned on in response to an active signal ACT to form a current path.
- a second current sink unit NM 2 is turned on in response to the reference voltage Vref to form a current path.
- the second current sink unit NM 2 includes a transistor having a channel longer than that of a transistor of the first current sink unit NM 1 in order to reduce current consumption.
- the internal voltage detector 100 detects the level of the internal voltage VPP, and compares the detected voltage Vsens with the reference voltage Vref.
- the internal voltage generating unit 300 generates the internal voltage VPP in response to the internal voltage pumping signal Vpump_on having a high level.
- the transistor NM 3 is opened more than the transistor NM 4 , so that a signal of a node B becomes a low level, and the signal of the node A becomes a high level. Accordingly, the internal voltage pumping signal Vpump_on becomes a low level, so that the internal voltage generating unit 300 is stopped.
- an internal voltage generator is provided that is capable of stably detecting the level of an internal voltage in a stand-by operation mode even if a temperature is changed.
- an internal voltage generator is provided that is capable of compensating for a current driving capability according to temperature variation in a stand-by operation mode.
- an internal voltage generator includes an internal voltage detecting unit configured to receive an active signal activated in an active operation mode of a semiconductor memory and a bias voltage varying according to temperature variation, detect a level of an internal voltage by using a reference voltage and output an internal voltage pumping signal activated according to the level of the internal voltage.
- an internal voltage generator in another embodiment, includes a temperature detecting unit configured to receive a reference voltage having a predetermined level and output a bias voltage varying according to temperature variation, and an internal voltage detecting unit configured to receive an active signal activated in an active operation mode of a semiconductor memory and the bias voltage, detect a level of an internal voltage by using the reference voltage and output an internal voltage pumping signal activated according to the level of the internal voltage.
- an internal voltage generator includes a reference voltage generator configured to generate a reference voltage having a predetermined voltage level, a temperature detecting unit configured to receive the reference voltage and output a bias voltage varying according to temperature variation, an internal voltage detecting unit configured to receive an active signal activated in an active operation mode of a semiconductor memory and the bias voltage, detect a level of an internal voltage by using the reference voltage and output an internal voltage pumping signal activated according to the level of the internal voltage, and an internal voltage generator configured to generate the internal voltage according to the internal voltage pumping signal.
- an internal voltage generator includes an internal voltage detecting unit configured to detect a level of an internal voltage by using a reference voltage, and output an internal voltage pumping signal activated according to the level of the internal voltage, and a current compensating unit configured to receive the reference voltage and output a bias voltage compensating for a current driving capability of the internal voltage detecting unit in a stand-by operation mode of a semiconductor memory.
- FIG. 1 is a circuit diagram showing an internal voltage generator according to the related art
- FIG. 2 is a block diagram showing an internal voltage generator according to an embodiment of this disclosure
- FIG. 3 is a circuit diagram showing the internal voltage generator shown in FIG. 2 ;
- FIG. 4 is a block diagram showing an internal voltage generator according to another embodiment of this disclosure.
- FIG. 2 is a block diagram showing an internal voltage generator according to an embodiment of this disclosure. Particularly, the internal voltage generator generates an internal voltage VPP used in word lines of a memory cell by raising a power supply voltage VDD.
- the internal voltage generator includes a reference voltage generating unit 10 , a temperature detecting unit 20 , an internal voltage detecting unit 30 , and an internal voltage generating unit 40 .
- the reference voltage generating unit 10 generates a reference voltage Vrefp having a predetermined level.
- the temperature detecting unit 20 receives the reference voltage Vrefp and outputs a bias voltage varying according to temperature variation.
- the internal voltage detecting unit 30 receives an active signal ACT activated in an active operation mode of a semiconductor memory and the bias voltage, compares the level of the reference voltage Vrefp with the level of an internal voltage VPP, and outputs an internal voltage pumping signal Vpump_on activated according to the comparison result.
- the internal voltage generating unit 40 generates the internal voltage VPP according to the internal voltage pumping signal Vpump_on.
- FIG. 3 is a circuit diagram showing the internal voltage generator shown in FIG. 2 .
- the temperature detecting unit 20 includes a first detection portion 21 , a second detection portion 22 , and a third detection portion 23 .
- the first detection portion 21 receives a current in response to the reference voltage Vrefp and output a first voltage (node C) varying according to temperature variation.
- the second detection portion 22 receives a current in response to the bias voltage, and outputs a second voltage (node D) varying according to temperature variation in response to the first voltage (node C).
- the third detection portion 23 receives a current in response to a grounding voltage VSS and outputs the bias voltage varying according to temperature variation in response to the second voltage (node D).
- the reference voltage Vrefp has a predetermined level in order to generate the internal voltage VPP.
- the first detection portion 21 includes a first PMOS driver Pt, which supplies a current in response to the reference voltage Vrefp, and a first NMOS diode NMa, which receives the current from the first PMOS driver Pt to have the electric potential of the first voltage (node C).
- the second detection portion 22 includes a second PMOS driver P 2 , which supplies a current in response to the bias voltage, and a first NMOS driver NMb, which receives the current from the second PMOS driver P 2 , and outputs the second voltage (node D) in response to the first voltage (node C).
- the third detection portion 23 includes a third PMOS driver P 3 , which receives a current in response to the grounding voltage VSS, a second NMOS driver NMc, which receives the current from the third PMOS driver P 3 , and is driven in response to the second voltage (node D), and a plurality of second NMOS diodes NMd and NMe, which are connected to each other in series between the third PMOS driver P 3 and the second NMOS driver NMc and have the electric potential of the bias voltage.
- the internal voltage detecting unit 30 includes a voltage level detecting unit 31 and a comparison unit 32 .
- the voltage level detecting unit 31 detects the level of the internal voltage VPP.
- the comparison unit 32 compares the voltage level of the output signal Vsens of the voltage level detecting unit 31 with the level of the reference voltage Vrefp.
- the voltage level detecting unit 31 includes a plurality of NMOS diodes connected to each other in series between the internal voltage VPP and the grounding voltage VSS, and outputs the signal Vsens obtained by dividing the level of the internal voltage VPP.
- the comparison unit 32 includes a differential amplifier, and includes a first current sink unit NM 1 driven in response to the active signal ACT and a second current sink unit NM 2 driven in response to the bias signal. Such a comparison unit 32 is activated when the active signal ACT is received in an active operation mode, and is activated when the bias voltage is received in a stand-by operation mode.
- the first current sink unit NM 1 includes a first NMOS transistor
- the second current sink unit NM 2 includes a second NMOS transistor.
- the second NMOS transistor has a channel longer than that of the first NMOS transistor.
- FIG. 4 is a block diagram showing an internal voltage generator according to another embodiment of this disclosure.
- the internal voltage generator includes an internal voltage detecting unit 50 and a current compensating unit 60 .
- the internal voltage detecting unit 50 detects the level of an internal voltage VPP by using a reference voltage Vrefp, and outputs an internal voltage pumping signal Vpump_on activated according to the level of the internal voltage VP.
- the current compensating unit 60 receives the reference voltage Vrefp, and outputs a bias voltage used to compensating for a current driving capability of the internal voltage detecting unit 50 in a stand-by operation mode of a semiconductor memory.
- the internal voltage detecting unit 50 and the current compensating unit 60 have the same circuit structure as those of the internal voltage detecting unit 30 and the temperature detecting unit 20 of the first embodiment of this disclosure.
- the temperature detecting unit 20 receives a current in response to the reference voltage Vrefp having a predetermined level in order to generate the internal voltage VPP and outputs the first voltage (node C) varying according to temperature variation.
- the threshold voltage Vt of the first NMOS diode NMa is raised, so that the electric potential of the first voltage (node C) is raised, and the electric potential of the second voltage (node D) is dropped due to the rise of the first voltage (node C).
- the electric potential of the bias voltage (node E) is raised due to the rise of the threshold voltage Vt of the second NMOS diodes NMd and NMe, which are connected to each other in series, and the drop of the first voltage (node D).
- the electric potential of the first voltage (node C) is dropped due to the drop of the threshold voltage Vt of the first NMOS diode NMa, and the electric potential of the second voltage (node D) is raised due to the drop of the first voltage (node C).
- the electric potential of the bias voltage (node E) is dropped due to the drop of the threshold voltage Vt of the second NMOS diodes NMd and NMe, which are connected to each other in series, and the rise of the first voltage (node D).
- the temperature detecting unit 20 raises and outputs the bias voltage by using the threshold voltage of a MOS transistor varying according to temperature variation. If the temperature is raised, the temperature detecting unit 20 drops and outputs the bias voltage.
- the internal voltage detecting unit 30 compensates for an inferior current driving capability, which is caused by the rise of the threshold voltage of the second current sink unit NM 2 , by raising the bias voltage in the stand-by operation mode under a low temperature. Accordingly, the internal voltage detecting unit 30 can be stably operated.
- the internal voltage detecting unit 30 may operate by forming a current path through the first current sink unit NM 1 having a channel shorter than that of the second current sink unit NM 2 in response to the active signal ACT. Such an operation of the internal voltage detecting unit 30 is identical to that of the conventional internal voltage detecting unit.
- a current driving capability is compensated even under a low temperature condition, so that the level of the internal voltage can be stably detected.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dram (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2008-0029353 | 2008-03-28 | ||
KR1020080029353A KR100924353B1 (en) | 2008-03-28 | 2008-03-28 | Internal voltage generator |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090243704A1 US20090243704A1 (en) | 2009-10-01 |
US7777560B2 true US7777560B2 (en) | 2010-08-17 |
Family
ID=41116187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/220,144 Active US7777560B2 (en) | 2008-03-28 | 2008-07-22 | Internal voltage generator |
Country Status (2)
Country | Link |
---|---|
US (1) | US7777560B2 (en) |
KR (1) | KR100924353B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110156769A1 (en) * | 2009-12-24 | 2011-06-30 | Dong-Geum Kang | Power-up signal generation circuit in semiconductor integrated circuit |
US20130021065A1 (en) * | 2011-07-22 | 2013-01-24 | Dong-Geum Kang | Power-up signal generating circuit of semiconductor integrated circuit |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20160069844A (en) * | 2014-12-09 | 2016-06-17 | 에스케이하이닉스 주식회사 | Voltage generating apparatus |
KR102455877B1 (en) * | 2016-02-15 | 2022-10-21 | 에스케이하이닉스 주식회사 | Voltage generation circuit and integrated circuit including the same |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960003896B1 (en) | 1991-04-16 | 1996-03-23 | 몬산토 유럽 에스. 에이 | Non-hygroscopic monoammonium salts and the preparation process thereof |
US6297671B1 (en) * | 1998-09-01 | 2001-10-02 | Texas Instruments Incorporated | Level detection by voltage addition/subtraction |
US6791308B2 (en) * | 2001-07-04 | 2004-09-14 | Samsung Electronics Co., Ltd. | Internal power supply for an integrated circuit having a temperature compensated reference voltage generator |
KR20070030474A (en) | 2005-09-13 | 2007-03-16 | 주식회사 하이닉스반도체 | Apparatus for Generating Internal Voltages of Semiconductor Integrated Circuit |
US7266031B2 (en) | 2003-11-19 | 2007-09-04 | Infineon Technologies Ag | Internal voltage generator with temperature control |
US7282989B2 (en) | 2005-06-30 | 2007-10-16 | Hynix Semiconductor, Inc. | Internal voltage generation circuit of semiconductor device |
US7420358B2 (en) * | 2005-03-31 | 2008-09-02 | Hynix Semiconductor, Inc. | Internal voltage generating apparatus adaptive to temperature change |
US20080212362A1 (en) * | 2004-05-08 | 2008-09-04 | Byung-Gil Choi | Control of set/reset pulse in response to peripheral temperature in pram device |
US20090080281A1 (en) * | 2007-09-21 | 2009-03-26 | Kabushiki Kaisha Toshiba | Negative voltage detection circuit and semiconductor integrated circuit |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0165385B1 (en) * | 1995-04-24 | 1999-02-01 | 김광호 | Semiconductor memory device internal source voltage generator circuit |
-
2008
- 2008-03-28 KR KR1020080029353A patent/KR100924353B1/en active IP Right Grant
- 2008-07-22 US US12/220,144 patent/US7777560B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960003896B1 (en) | 1991-04-16 | 1996-03-23 | 몬산토 유럽 에스. 에이 | Non-hygroscopic monoammonium salts and the preparation process thereof |
US6297671B1 (en) * | 1998-09-01 | 2001-10-02 | Texas Instruments Incorporated | Level detection by voltage addition/subtraction |
US6791308B2 (en) * | 2001-07-04 | 2004-09-14 | Samsung Electronics Co., Ltd. | Internal power supply for an integrated circuit having a temperature compensated reference voltage generator |
US7266031B2 (en) | 2003-11-19 | 2007-09-04 | Infineon Technologies Ag | Internal voltage generator with temperature control |
US20080212362A1 (en) * | 2004-05-08 | 2008-09-04 | Byung-Gil Choi | Control of set/reset pulse in response to peripheral temperature in pram device |
US7420358B2 (en) * | 2005-03-31 | 2008-09-02 | Hynix Semiconductor, Inc. | Internal voltage generating apparatus adaptive to temperature change |
US7282989B2 (en) | 2005-06-30 | 2007-10-16 | Hynix Semiconductor, Inc. | Internal voltage generation circuit of semiconductor device |
KR20070030474A (en) | 2005-09-13 | 2007-03-16 | 주식회사 하이닉스반도체 | Apparatus for Generating Internal Voltages of Semiconductor Integrated Circuit |
US20090080281A1 (en) * | 2007-09-21 | 2009-03-26 | Kabushiki Kaisha Toshiba | Negative voltage detection circuit and semiconductor integrated circuit |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110156769A1 (en) * | 2009-12-24 | 2011-06-30 | Dong-Geum Kang | Power-up signal generation circuit in semiconductor integrated circuit |
US8373457B2 (en) * | 2009-12-24 | 2013-02-12 | Hynix Semiconductor Inc. | Power-up signal generation circuit in semiconductor integrated circuit |
US20130021065A1 (en) * | 2011-07-22 | 2013-01-24 | Dong-Geum Kang | Power-up signal generating circuit of semiconductor integrated circuit |
US8610472B2 (en) * | 2011-07-22 | 2013-12-17 | Hynix Semiconductor Inc. | Power-up signal generating circuit of semiconductor integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
KR20090103623A (en) | 2009-10-01 |
KR100924353B1 (en) | 2009-11-02 |
US20090243704A1 (en) | 2009-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090096506A1 (en) | Power supply circuit | |
US7099223B2 (en) | Semiconductor memory device | |
US7649397B2 (en) | Internal voltage detection circuit and internal voltage generation device using the same | |
US8194476B2 (en) | Semiconductor memory device and method for operating the same | |
US7777560B2 (en) | Internal voltage generator | |
US6518831B1 (en) | Boosting circuit for high voltage operation | |
US20110249516A1 (en) | Internal voltage generation device | |
US7990203B2 (en) | Internal voltage generation apparatus for semiconductor device | |
US8373457B2 (en) | Power-up signal generation circuit in semiconductor integrated circuit | |
US20080018384A1 (en) | Internal voltage generating apparatus and method for semiconductor integrated circuit | |
US9647613B2 (en) | Differential amplifier | |
US20080174364A1 (en) | Internal supply-voltage generator of semiconductor memory device | |
US9459638B2 (en) | Internal voltage generation circuit for adjusting internal voltage signal based on received bulk voltage signal, an upper limit reference voltage signal, and a lower limit reference voltage signal | |
US7768842B2 (en) | Semiconductor memory device voltage generating circuit for avoiding leakage currents of parasitic diodes | |
US8854779B2 (en) | Integrated circuit | |
KR100821570B1 (en) | Apparatus for Generating High Voltage | |
US20110156808A1 (en) | Internal voltage generation circuit | |
US20020000868A1 (en) | Dual level substrate voltage generator | |
US7772719B2 (en) | Threshold voltage control circuit and internal voltage generation circuit having the same | |
KR101033489B1 (en) | Circuit for generating power on reset signal of a semiconductor memory apparatus | |
US7126411B2 (en) | High voltage generator | |
KR101026380B1 (en) | Voltage Level Detecting Circuit | |
KR20100002864A (en) | Circuit for detecting external voltage in semiconductor device | |
US20080231350A1 (en) | Internal voltage generating circuit for use in a semiconductor device | |
KR101003129B1 (en) | Internal Voltage Generating Circuit for Semiconductor Memory Apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KANG, DONG KEUM;REEL/FRAME:021334/0305 Effective date: 20080625 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:HYNIX-SEMICONDUCTOR INC.;REEL/FRAME:067328/0814 Effective date: 20120730 |
|
AS | Assignment |
Owner name: MIMIRIP LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SK HYNIX INC.;REEL/FRAME:067369/0832 Effective date: 20240311 |
|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME;ASSIGNOR:HYNIX SEMICONDUCTOR INC.;REEL/FRAME:067412/0482 Effective date: 20120730 |